

AD 668384

9

1

THE UNIVERSITY OF MICHIGAN



Memorandum 15

CONCOMP

February 1968

A 201A DATA COMMUNICATION ADAPTER FOR THE PDP-8: *Preliminary Engineering Design Report*

David E. Wood

DDC

MAY 8 1968

UNIVERSITY OF MICHIGAN
E

155

Reproduced by the
CLEARINGHOUSE
for Federal Scientific & Technical
Information Springfield Va. 22151

THIS DOCUMENT IS APPROVED
FOR PUBLIC RELEASE AND SALE; ITS
DISTRIBUTION IS UNLIMITED.

T H E U N I V E R S I T Y O F M I C H I G A N

Memorandum 15

A 201A DATA COMMUNICATION ADAPTOR FOR THE PDP-8:
PRELIMINARY ENGINEERING DESIGN REPORT

David E. Wood

CONCOM : Research in Conversational Use of Computers
 F. H. Westervelt, Project Director
 ORA Project 07449

.supported by.

ADVANCED RESEARCH PROJECTS AGENCY
DEPARTMENT OF DEFENSE
WASHINGTON, D.C.

CONTRACT NO. DA-49-083 OSA- 3050
ARPA ORDER NO. 716

administered through:

OFFICE OF RESEARCH ADMINISTRATION ANN ARBOR

February 1968

TABLE OF CONTENTS

	<u>Page</u>
INTRODUCTION.....	1
DESIGN OBJECTIVES.....	2
SYSTEM DESCRIPTION.....	3
PROGRAMMING AND CONTROL CONSIDERATIONS.....	7
A DATA FORMAT SCHEME.....	14
DETAILED LINE ADAPTOR LOGIC.....	16
Serial-Deserializer Register.....	18
Clock Gating.....	18
SDR Pulse Gating.....	18
Data Set Signals.....	22
SDR Serial Input/Output Gating.....	22
Transmit/Receive State Gating.....	22
Control Register 2.....	22
Frame Counter.....	27
State Synchronization.....	27
Text State and Sync Detection.....	27
Parity Gating.....	31
Clear- and Request-to-Send Gating.....	31
Character Service Interrupt Flag.....	31
Status Indicators.....	35
Control Word 1 EAC Gating.....	35
Miscellaneous Pulses.....	35
APPENDIX I.....	I-i
APPENDIX II.....	II-i
APPENDIX III.....	III-i

LIST OF DIAGRAMS

<u>Diagram</u>		<u>Page</u>
1	SDR Register.....	19
2	Clock Gating.....	20
3	SDR Pulse Gating.....	21
4	Data Set/Interface Cable Assignment.....	23
5	SDR Serial I/O Gating.....	24
6	Transmit/Receive State Gating.....	25
7	Control Register 2 (Frame Size).....	26
8	Frame Counter.....	28
9	State Synchronization.....	29
10	Text State and Sync Detection.....	30
11	Parity Gating.....	32
12	Clear- and Request-to-Send Gating.....	33
13	Character Service Interrupt Flag.....	34
14	Status Indicators.....	36
15	Control Word 1 EAC Gating.....	37
16	Miscellaneous Pulses.....	38

LIST OF FIGURES

<u>Figures</u>		<u>Page</u>
1	201A Communication Link.....	4
2	201A Line Adaptor Control.....	5
3	Bit Assignment of Control Words.....	9
4	Graphical Presentation of a Message Exchange Viewed from the PDP-8.....	17

LIST OF TABLES

<u>Tables</u>	<u>Page</u>
I Control-Character Definitions.....	14

BLANK PAGE

A 201A DATA COMMUNICATION ADAPTOR FOR THE PDP-8: PRELIMINARY ENGINEERING DESIGN REPORT

David E. Wood

INTRODUCTION

This report discusses the design and use of equipment built for data communication to and from the PDP-8 through a 201A data set. The purpose of the data communication interface is to allow a PDP-8 to send and receive digital data through a 201A data set in a half-duplex mode. The 201A data set operates serially at a rate of 2000 bits per second, with the transmit clocks supplied by the data set. In the receive mode, the data set achieves bit synchronization, and provides a receive clocking signal to the interface. The interface provides the character synchronization at the start of a message and then transfers successive characters in parallel to the PDP-8. The interface stores and retrieves characters from the PDP-8 memory through the data-break facility, while achieving control communication with the PDP-8 through the interrupt and programmed data transfer modes.

This report will serve as a progress report for those interested in technical progress on the project, and as a rudimentary maintenance manual for those responsible for system maintenance in the future. Basic design objectives and decisions will be described first. A brief overall system description together with a sketch of a data format scheme and programming considerations will be followed by a detailed description of the interface logic.

DESIGN OBJECTIVES

In order to obtain a flexible interface the following design objectives were set forth:

1. Rigid interrupt discipline.
2. Minimal program interaction required during message transmission.
3. Variable character length and vertical parity calculation under program control.
4. Maximal interface status and control available upon request.
5. Hardware implementation of character synchronization using the ASCII SYN character.

In order to minimize the amount of code in an interrupt processor for the 201A communication interface, the interface was carefully designed to give interrupts only and always when a character was received or transmitted. The desire to give the maximum time between interrupts at the minimal hardware cost led to a decision to use core buffers in the PDP-8 through the use of the data-break facility. This decision was also made in light of the fact that several of these interfaces were to be used on the Data Concentrator. A separate design using a hardware buffer without using the data-break facility is shown in Appendix I11.

The expected mode of operation of the interface utilizes an 8-bit character without vertical parity. Experimental evidence during the past year has indicated that vertical parity, at least on local hook-ups, is not needed. The decision to use an 8-bit character was strongly influenced by ASCII conventions and the fact that the central computing facility uses an 8-bit byte IBM/360 model 67 computer.

The interface depends on the PDP-8 only to the extent that characters must be removed or placed in the core buffers,

and the interrupt processed within a character time for error-free transmission. However, complete control and status presentation is available from the interface if desired, to the extent that the 201A data set will allow.

SYSTEM DESCRIPTION

The four sections of the equipment for one end of a data communication link are shown in Figure 1: the PDP-8, the PDP-8/201A line adaptor interface, the 201A line adaptor, and the 201A modem. The PDP-8 and the 201A modem will not be discussed here. This report is concerned with the design of the line adaptor and the line adaptor interface.

The distinction between the line adaptor and its interface is in some instances arbitrary. In general, however, the term line adaptor refers to that portion which is common to the three variations of the 201A data communications adaptor described in this report. The three variations which will be presented are: the basic PDP-8 adaptor, the PDP-8 adaptor which does not use data break, and the 201A line adaptors on the Data Concentrator. The PDP-8/201A line adaptor interface is hence that portion particular to the 201A communication link being considered.

Unless otherwise indicated, the basic PDP-8/201A line adaptor interface will be considered in the main body of the report. Detailed specifications of the 201A interfaces on the Data Concentrator and the 201A interface without data break are given in Appendices II and III respectively.

The subsystem designated by "201A Line Adaptor Control" in Figure 1 is specified in more detail in Figure 2. The basic component of the 201A line adaptor is the serial-deserializer register (SDR). This is a serial-in parallel-out or parallel-in serial-out shift register. It accepts and transmits to the 201A data set a serial data stream at 2000 bits/sec.




Figure 2. 201A LINE ADAPTOR CONTROL

On the other hand, it accepts from or transmits to the PDP-8 characters (usually 8 bits in length) in parallel. All clocking, with the exception of the data-break timing, is provided by the 201A data set.

The PDP-8 sees the 201A line adaptor (L.A.) as two control or status registers with all interaction being mediated through the manipulation of bits in these 2 registers. A detailed description of these registers as seen by the PDP-8 software is given in the next section. It is sufficient at this point to note that these registers, along with the frame counter, specify to the interface its state and hence the appropriate action to take at any given instant.

The frame counter is that counter in the line adaptor which determines when the correct number of bits have been shifted into or out of the SDR register. When the frame counter overflows, the character is data-broken into core, in the case of a receive operation, or a new character is loaded into the SDR register from core in the case of a transmit operation. At the same time, an interrupt flag is set and the frame counter is reloaded. The L.A. then continues to assemble or disassemble the next character while the proceeding interrupt is being processed by the PDP-8. This process is repeated over and over again for each character of the message. If, however, the interrupt flag has not been cleared when the next interrupt is generated, a Data Lost flag is set in addition as an error indication to the PDP-8.

When vertical parity calculation is enabled in the L.A., the frame size is assumed to include a parity bit as the high-order bit. The parity calculation is based on odd parity, and a parity error will cause only the Parity Error flag to be set, with no other abnormal action initiated by the L.A. The remaining function of the L.A. is to achieve character synchronization. This is accomplished by scanning the received data stream for a given bit pattern designated by SYN (026₈).

When this pattern is found, the interface is placed in what is called the text mode state, and the actions described above then take place. At the discretion of the PDP-8 software, the L.A. can be taken out of the text mode state, with the result that the scanning process will be resumed.

The control sequences to transmit and receive data will be described below. The remainder of the L.A. consists of buffers and gates which will be described in detail in the section on logic.

The PDP-8/201A line adaptor interface performs the logical and electrical function of mating the PDP-8 and the 201A line adaptor. This entails the control of the data-break operation between the 201A L.A. and the PDP-8, gating necessary for programmed data transfer, and the logic required for the interrupt control between the two devices. The details of these operations are presented in Appendices I, II, and III since they vary among the three systems.

PROGRAMMING AND CONTROL CONSIDERATIONS

The PDP-8/201A data communication interface in the case of a standard PDP-8 with single-cycle data-break capabilities is controlled by the resident PDP-8 program via three sets of IOT instructions. The device codes for these three sets of IOTs must be consecutive with the first one divisible by 4.* For example, 40, 41, and 42 are not used on most PDP-8 installations and satisfy the requirements. Furthermore, the hardware specifies (at the option of a given installation) two locations in core to be used as receive and transmit buffers. These locations must also be sequential with the convention that: receive $\equiv 0 \pmod{2}$ and transmit $\equiv 1 \pmod{2}$.

After the 201A L.A. transfers a word between the SDR register and the core buffer, the 201A L.A. will generate an interrupt. The first set of IOTs will service the interrupt

* that is, the second octal digit is either a 0 or 4.

as follows:

Identify Transmit Interrupt (6xx1)

This micro-instruction causes a skip if an interrupt caused by a 201A transmit operation is pending.

Identify Receive Interrupt (6xx2)

This micro-instruction causes a skip if an interrupt caused by a 201A receive operation is pending.

Clear 201 Interrupts (6xx4)

This instruction will cause the 201A transmit and receive interrupt flags and the character service flag in the 201A status word to be cleared.

The 201A L.A. has two status or control words associated with it. Control Word 1 is serviced by the second set of IOTs and Control Word 2 by the third. (Figure 3 gives the bit assignment of these control words, and their interpretation is given below.) The IOTs for Control Words 1 and 2 behave identically.

Read (6xx1)

The contents of the specified control word is ORed into the AC.

Skip Under Mask (6xx2)

The PDP-8 will skip the next instruction if any position of the AC is a one and the corresponding position in the control word is a zero.

Invert Under Mask (6xx4)

This instruction inverts (complements) each bit of the control word for which there is a one in the AC.

CONTROL WORD 1:

INT FLAG	DATA LOST	PAR ERROR	REQ SEND	XMT REQ	CLR SEND	CHK PAR	TEXT	SE ⁻ RDY	TERM RDY	RING	CAR DET
AC POSITION 0	1	2	3	4	5	6	7	8	9	10	11

CONTROL WORD 2:

CFR(3)	CFR(2)	CFR(1)	CFR(0)
AC POSITION 8	9	10	11

Figure 3. BIT ASSIGNMENT OF CONTROL WORDS

The first status register, called Control Word 1, is the basic 12-bit control register for the 201A L.A. It contains the necessary status information to control the 201A data set and L.A., and to determine its state. The second status register, Control Word 2, is a four-bit register which contains the modulo 16 complement of the character or frame size, not including vertical parity. When vertical parity is enabled, as noted above, the frame size includes a bit position for parity even though it is only detected and used by the hardware. For example, in normal operation, the character size is 8 bits with vertical parity checking and computation disabled; thus Control Word 2 in this instance would contain 10_8 . The restrictions on the frame size from a hardware point of view are that it be greater than 2^* and less than or equal to 12_{10} , including parity.

The following definitions give the name of each bit in Control Word 1 and its position relative to the AC along with the prescribed effect the software should have on each status bit. The operations available to the software (read, clear, and invert) are indicated in parentheses.

INT FLAG—Interrupt Flag (Clear) (AC0)

When receiving, indicates that a character has just been placed in the receive buffer. When transmitting, it indicates that a character has just been taken from the transmit buffer and will be transmitted. An interrupt will occur only and always in these cases.

DATA LOST—(Clear) (AC1)

Indicates that an interrupt has occurred when the INT flag is set. This should indicate, if interrupts are processed correctly, that overrun has occurred and hence a character has been lost (receive) or a duplicate character sent (transmit).

*Note: The SYN character is constrained to be 8 bits.

PAR ERROR—Vertical Parity Error (Clear) (AC2)

Indicates a vertical parity error has occurred on the present character received. This indication will occur only if bit AC6 is set (see description below).

REQ SEND—Request-to-Send (Read) (AC3)

This is a data set control signal which tells the data set to produce a carrier and begin transmitting when the clear-to-send signal comes on. This signal is generated and cleared via transmit request in a manner described below.

XMT REQ—Transmit Request (Invert) (AC4)

By setting this bit, the request-to-send bit is set if the 201A L.A. is not in the receive state. If the 201A L.A. is actively receiving, the receive operation is terminated at the next end-of-character indication and then the request-to-send signal is given. If the 201A L.A. is actively transmitting and XMT REQ is cleared, the 201A L.A. will go into the receive idle state at the next end-of-character indication, that is, waiting for the carrier to be detected from the other end of the line.

CLR SEND—Clear-to-Send (Read) (AC5)

Indicates that sufficient time has elapsed since the request-to-send indication was given and the line is now in a transmit ready state. This indication is not the data set clear-to-send signal, but an indication derived from the data set signal which guarantees proper operation of the interface.

CHK PAR—Check Vertical Parity (Invert) (AC6)

Indicates to the 201A L.A. that in the receive state vertical parity is to be checked, and in the transmit state vertical parity is to be computed and the correct bit appended to the character and transmitted. Vertical parity is always

computed in the 201A L.A., but no action is taken unless the CHK PAR bit is set. This continual computation allows the 201A L.A. to go from non-parity operations to parity operations within one character time.

TEXT—Text Mode (Invert) (AC7)

In the receive state, text mode indicates that character synchronization has been found. If the TEXT bit is cleared while in the receive state, this tells the interface to look for new character synchronization. While looking for character synchronization no interrupts will occur. The first interrupt will occur on the first character received following the establishment of character synchronization.

When in the transmit state, TEXT should normally not be altered. If the TEXT bit is cleared while transmitting, the interface is frozen until the TEXT bit is set again. This has the effect of transmitting continually the bit being presented to the line at the time the TEXT bit was cleared. During this time no interrupts will occur.

The 201A L.A. will always place the TEXT bit in the correct state. It should be changed under program control only if the actions described above are desired.

SET RDY—Set Ready (Read) (AC8)

Indicates that a call has been answered and that there is a data set in the data mode at the other end of the line. This indication drops when either party hangs up.

TERM RDY—Terminal Ready (Invert) (AC9)

Indicates to the data set that it should automatically answer a call.

RING—Ringing (Read) (AC10)

Indicates that the data set is being called. The indication follows the actual bell or ring signal to the hand set.

CAR DET—Carrier Detect (Read) (AC11)

Indicates that carrier is on the line. In most cases of normal operation when CLR SEND is on, it indicates that local carrier is present, and conversely when CLR SEND is off, that carrier is being received from the other end of the line.

Throughout the definitions above, reference was made to the transmit and receive states. These states are defined within the 201A L.A. as the logical conjunction of certain signals. That is, the 201A L.A. is in the transmit state if and only if all the following signals are present:

- a. REQ SEND
- b. CLR SEND
- c. SET RDY
- d. TERM RDY
- e. CAR DET

The 201A L.A. is in the receive state if and only if all the following conditions are true:

- a. REQ SEND is not present
- b. CLR SEND is not present
- c. SET RDY is present
- d. CAR DET is present

The 201A L.A. is in the receive-idle state if and only if all the following conditions are true.

- a. REQ SEND is not present
- b. CLR SEND is not present
- c. SET RDY is present.

A DATA FORMAT SCHEME

For the sake of completeness a brief sketch and discussion of a message format scheme is presented. The only portion of this scheme which is affected by the hardware is the actual SYN character. This particular scheme is presented for exposition purposes only and is not intended to represent the existing 201 software support.

An inbound message has the following format:

<Sync Characters><Text Characters><Terminating Character><Two Block Check Characters>.

These characters are defined as follows:

TABLE I
CONTROL-CHARACTER DEFINITIONS

ASCII NAME	OCTAL	HEX	FUNCTION
ETX	003	03	End of Text
EOT	004	04	End of Transmission
ENQ	005	05	Enquiry
ACK	006	06	Positive Acknowledgment
NAK	025	15	Negative Acknowledgment
SYN	026	16	Synchronous Idle
ETB	027	17	End of Text Block
EOM	031	19	End of Message
PAD	377	FF	Pad for Line Turnaround

A Sync Character is the ASCII SYN character. A minimum of four sync characters will be required to guarantee proper character synchronization by the software. In the case of long distance operation where there is echo suppression on the telephone line a sufficient number of PAD characters must precede the SYN characters to allow the line to settle down.

A Text Character may be any combination of eight bits which is not identical to a terminating character. The positive acknowledgment character, ACK, and the negative acknowledgment character, NAK, are considered message characters for transmission purposes. Likewise SYN is a message character which when received is deleted from the message. The message may be the empty string, that is, no text characters.

A Terminating Character is any member of the following set of characters:

{ETX, ETB, EOT, EOM, ENQ} .

Each of these terminating characters will have the effect of terminating the present message along with other logical implications to the software.

The Block Check Characters are longitudinal parity check characters treated as a code word in a cyclic code whose generating polynomial is

$$x^{16} + x^{15} + x^2 + 1 .$$

Two block check characters must accompany every message.

This format is used in a store and forward mode; that is, the PDP-8 receiving a message across a 201A data communication link will store the incoming message. Concurrently it will forward that message at a rate that the interrupt processing will bear, calculating the cyclic checksum as it proceeds. In general, when the terminating character is finally encountered in this forwarding operation, the two checksums (the one actually received and the one computed) are compared. If the two match, a positive acknowledgment ACK is returned to the sender. If a discrepancy exists, an NAK or negative acknowledgment is returned. The software determines what to do in these cases, and this problem will not be discussed here.

An outbound message has the same format as an inbound message, with the addition of at least one PAD character appended to the end of the message to allow for proper "flushing" of the communication link. The PAD characters are always ignored in this context.

A graphical presentation of a message exchange as viewed from the PDP-8 is shown in Figure 4. For exposition purposes the handshake message has the form:

(SYN1)(SYN2)(TEXT CHAR)(ETX)(BCC1)(BCC2)(PAD1)(PAD2) ,

with the acknowledgment taking the form

(SYN1)(SYN2)(ACK)(FTX)(BCC1)(BCC2)(PAD1)(PAD2) .

In Figure 4, the control status is affected either by the program (P.S.-Program Set, P.C.-Program Clear) or by the data set or interface (D.S.-Modem Set, D.C.-Modem Clear).

DETAILED LINE ADAPTOR LOGIC

This section will present in detail the logical design of the 201A line adaptor. The logic diagram follows standard Digital Equipment Corporation conventions. A working knowledge of D.E.C.'s R and W series logic is assumed throughout this section. The remainder of the logic for the 201A Interface is given in Appendices I, II, and III for each particular version of the interface. For completeness, both the module position and pin assignment for each circuit is indicated. All circuits within this section are in the same D.E.C. 1943 wire-wrap panel. The detailed module utilization is presented with the particular interface in the Appendices. In order to allow for multiple adaptors, as used on the Data Concentrator, the common signal names are prefixed with a # sign. In a single adaptor configuration the # sign is just part of the signal name. The logic will be presented as much as possible within the framework of Figure 2.

INTERFACE STATES




Figure 4. Graphical Presentation of a Message Exchange Viewed from the PDP-8.

Serial-Deserializer Register (Diagram 1)

This is a 12-bit register with high-order position #SR00 and low-order bit #SR11. Serial data are shifted into #SR00 in the receive state from the data set on the clock signal #SHIFT. They are shifted out of #SR11 in the transmit state into a line buffer #SDBF. Characters are strobed into the SDR register in a data-break operation from the buffered memory buffer on the #MBSR signal. This character transfer is simulated in the case of an interface not using data break, and those details are treated in Appendix III. The operation of character transfer to the PDP-8 is treated in the Appendices.

Clock Gating (Diagram 2)

The 201A data set provides two clock signals, #SCRB (receive clock) and #SCTB (transmit clock). The #SCTB clock is always available and is used within the data set for internal control timing. The #SCRB clock is derived from the received data stream and is provided to sample the received data line (#RDB). The interface selects the correct clock on the basis of its state (transmit/receive).

SDR Pulse Gating (Diagram 3)

The control of the SDR register is primarily achieved through the four pulse amplifiers (Diagram 3). To keep all transitions occurring synchronously with the #CLOCK signal it is necessary to separate the clearing of #SR00 from the remainder of the register. By the use of the #FR3+ signal, the register is cleared at the end of a transmitted character before the next character is loaded. It is cleared at the end of a data-break operation in the receive state via #BRKDN; and all but #SR00 is cleared when character synchronization is found in the receive state. In this last case, while the remainder of the register is cleared the first bit is read in from the line. #MBSR loads ones into the register during a data break in the transmit state.




Diagram 1. SDR REGISTER




Diagram 2. CLOCK GATING




Diagram 3. SDR PULSE GATING

Data Set Signals (Diagram 4)

Diagram 4 shows the correspondence between the 201 data set connector and signal designations of the 201A L.A.

SDR Serial Input/Output Gating (Diagram 5)

The serial input signal #FDB from the 201A data set is converted to standard D.E.C. levels (-3v, 0v) from E.I.A. standard levels (+6v, -6v) (Electronic Industries Association Standard R S 232: Interconnection of Data Terminal Equipment with a Communications Channel). When not in the receive state, the input to the SDR register is conditioned (#RD+) to shift a zero into the SDR register. The #LINE flip-flop determines whether the output from the SDR register buffered via #SDBF or a parity bit (#PTBF) is placed on the transmit data line (#SDB). When the L.A. is in the receive state, zeros are always placed on the #SDB line to minimize possible cross-talk.

Transmit/Receive State Gating (Diagram 6)

The XMT/REC status of the interface is specified by the two flip-flops #XMT and #REC. The definition of these states has been defined above, however, it is important to note that the state changes are synchronized to the clock. The #RSYN latch is used to prevent the loss of the last receive interrupt.

Control Register 2 (Diagram 7)

The second control word as defined above contains the modulo 16 complement of the current character length. This value is referred to throughout the interface as the frame size and is stored in the register #CFR0-#CFR3. The register is loaded via IOT commands described above from the PDP-8 AC, and read into the PDP-8 on an extension to the AC called the EAC. The details of the EAC buss are described in Appendix I.

DIAGRAM 4

DATA SET/INTERFACE CABLE ASSIGNMENT

Interface Signal Name	Data Set Connector (CINCH DB-25-P PLUG)		Signal Name	Interface Connector (W021MJ*)
	1	AA	Protective Ground	C
	7	AB	Signal Ground	C
#SDB	2	BA	Transmit Data	D
#RDB	3	BB	Receive Data	E
#LSB	4	CA	Request to Send	F
#CSDB	5	CB	Clear to Send	H
#SRDB	6	CC	Set to Ready	J
#TRDYB	20	CD	Terminal Ready	K
#RINGB	22	CE	Ring	L
#CDETB	8	CF	Carrier Detect	M
#SCTEB	24	DA	Terminal Transmit Clock	N
#SCTB	15	DB	Set Transmit Clock	P
#SCRB	17	DD	Set Receive Clock	R

* Special module with all pins available and ground connections for shielding.

Diagram 6. TRANSMIT/RECEIVE STATE GATING




Diagram 7. CONTROL REGISTER 2 (FRAME SIZE)

Frame Counter (Diagram 8)

The frame counter determines by its overflow when a character has been received or transmitted, thus making the positive transition of #FR3+ the character received/transmitted signal. It is reloaded from Control Register 2, each character time making use of the fact that the register is zero at this time. It is thus necessary only to clear the register at the beginning of an operation via the #SVC signal. The frame counter is normally incremented when in the text state and not in a transition state (#SVC+). The #IOPCS signal forces the counter to wait one bit time on character synchronization when parity checking is enabled to take account of the parity bit on the SYN character.

State Synchronization (Diagram 9)

The #SVC state and #SVC-positive transition are used throughout the interface to clear it on a XMT/REC state change or a change in the text state. The remainder of the logic is necessary for its synchronization to the clock signal.

Text State and Sync Detection (Diagram 10)

The text state is embodied in the flip-flop #IFMD. The flip-flop is one bit of Control Word 1 and is therefore accessed through the AC under program control. Two of its other input gates place #IFMD in the correct state when the XMT/REC state is entered. The remaining gate sets #IFMD in the text state when character synchronization is found in the REC state. This transition is conditioned by #DTSY+ and strobed on the clock signal. #DTSY+ is the logic 1-and gate used to determine whether the first 8 bits of the SDR register contain the SYN character.




Diagram 8. FRAME COUNTER




Diagram 9. STATE SYNCHRONIZATION




Diagram 10. TEXT STATE AND SYNC DETECTION

Parity Gating (Diagram 11)

The check-vertical-parity-status flip-flop is designated #EBPC in the interface. It is manipulated in the same manner as described above for other bits in Control Word 1. The parity error flip-flop is #PAR and normally is set to zero when #EBPC is not set. When parity checking is enabled, the accumulated parity in #PATY is compared against the last bit of the character when receiving, and #PAR is set if they are not the same.

Clear- and Request-to-Send Gating (Diagram 12)

The contents of the transmit request flip-flop (#XTRQ) is jammed into the request-to-send flip-flop (#RQSD) at the end of each data-break cycle requested by the interface. Since the cleared status of #RQSD is \neg (request-to-transmit) a gate is provided to set #RQSD immediately upon the transition of #XTRQ if the interface is in neither the XMT or REC state. This method of control of request-to-send guarantees that the processing of the current character will be concluded before the XMT/REC state is changed. Furthermore, if #RQSD is set, at least one character must be transmitted before a receive operation can occur.

The clear-to-send indication, #CLSD, is derived from the data set signal #CSDB. In order to avoid a spurious receive state, clear-to-send must be delayed from dropping after request-to-send drops. This delay is necessary because the data set brings up carrier after first dropping it when clear-to-send drops. It appears that this is the result of the data set "flushing" itself after a transmit operation.

Character Service Interrupt Flag (Diagram 13)

The interace's character interrupt flag is #SRSV. This flag is set in the text state on each received character, and in the text state on each character transmitted if there




Diagram 11. PARITY GATING




Diagram 12. CLEAR- AND REQUEST-TO-SEND GATING




Diagram 13. CHARACTER SERVICE INTERRUPT FLAG

is still a transmit request pending. Every time the frame counter overflows, an #ENDI pulse is generated. This pulse is normally the character service request except when a change in text mode generates a false overflow, thus the need for #BRENb.

Status Indicators (Diagram 14)

Diagram 14 shows the remaining status bits of Control Word 1. Terminal ready (#TMRD) and data lost (#DLST) can be manipulated under program control as described above. Set ready (#STRDY) and (#RING) are only gates since they present static status of the data set.

Control Word 1 EAC Gating (Diagram 15)

Diagram 15 shows the gating necessary to load Control Word 1 on the extended AC buss (EAC).

Miscellaneous Pulses (Diagram 16)

To prevent undue loading of the PDP-8 power clear signal and to allow for reshaping the pulse, #PWCLR is derived. #INVMK is the pulse used to invert under mask the bits in Control Word 1.




Diagram 14. STATUS INDICATORS




Diagram 15. CONTROL WORD 1 EAC GATING




Diagram 16. MISCELLANEOUS PULSES

APPENDIX I

PDP-8/201A LINE ADAPTOR INTERFACE
FOR USE WITH A
PDP-8 WITH THE DATA-BREAK FACILITY

APPENDIX I

TABLE OF CONTENTS

	<u>Page</u>
Data Break Control.....	I-1
Data Break Address.....	I-3
Device Select Code.....	I-3
Device Selection Gating.....	I-7
Interrupt Control.....	I-7
Extended Accumulator Control.	I-10
Accumulator Input Gating.....	I-10
Extended Accumulator Buffers.....	I-10
Data Bit Buffers.....	I-10
Miscellaneous Circuits.....	I-10
Cable Layout.....	I-16
Module Utilization.....	I-16

APPENDIX I
LIST OF TABLES

<u>Tables</u>		<u>Page</u>
I-1	Buffered Accumulator Outputs.....	I-18
I-2	Buffered Memory Buffer Output Lines....	I-19
I-3	Accumulator Inputs.....	I-20
I-4	Programmed Input/Output Control.....	I-21
I-5	Data-Break Address Lines.....	I-22
I-6	Data-Break Input Lines.....	I-23
I-7	Data-Break Control Signals.....	I-24
I-8	Panel 1 - Common Section.....	I-25
I-9	Panel 1 - Common Section.....	I-26
I-10	Panel 2 - Fort O/Line Adaptor 1.....	I-27
I-11	Panel 2 - Fort O/Line Adaptor 1.....	I-28

APPENDIX I

LIST OF DIAGRAMS

<u>Diagram</u>		<u>Page</u>
I-1	Data Break Control.....	I-2
I-2	Data Break Address Lines.....	I-4
I-3	Device Decoding.....	I-6
I-4	Device Selection Gating.....	I-8
I-5	Interrupt Control.....	I-9
I-6	Extended Accumulator Control.....	I-11
I-7	Accumulator Input Gating.....	I-12
I-8	Extended Accumulator Buffers.....	I-13
I-9	Data Bit Buffers.....	I-14
I-10	Miscellaneous Circuits.....	I-15
I-11	Cable Layout.....	I-17

APPENDIX I
LIST OF FIGURES

<u>Figure</u>		<u>Page</u>
I-1	W021MG Address Card.....	I-5

BLANK PAGE


PDP-8/201A LINE ADAPTOR INTERFACE
FOR USE WITH A
PDP-8 WITH THE DATA-BREAK FACILITY

The remainder of the logic and details of the 201A data communication adaptor using the data-break facility is presented in this Appendix. With reference to Figure 1, the body of the logic to be discussed here is considered to make up the PDP-8/201A line adaptor interface.

The total 201A data communications adaptor is realized in two DEC 1943 wire-wrap panels. For the purpose of this report, each panel is called a bay. In this version of the adaptor, for the most part, the PDP-8/201A line adaptor interface is in Bay 1 with the 201A line adaptor in Bay 2. Throughout the remainder of this Appendix, unless noted otherwise, the logic discussed is in Bay 1.

Data Break Control (Diagram I-1)

The line adaptor signals the PDP-8 through the #BKRQ flip-flop that a data transfer is desired to or from PDP-8 core. The address within the PDP-8 memory is read by the PDP-8 from the data address lines. The low-order bit of this address is given by DIAD11. When the break request is given, the direction of the transfer is specified by the DICTL signal. When the PDP-8 enters the break state and the address is loaded into the memory address register, an address accepted pulse is generated by the PDP-8. At this time, the break request signal must be dropped by the interface. During the break state, as defined by the BBREAK signal, the BT1 pulse indicates the end of the break cycle, and is used to strobe the contents of the designated memory location from the buffered memory buffer register into the SDR register. The PDP-8 will also strobe the data-break input lines (DATA BIT) into memory at this time in case the transfer direction is into core. The break request signal is generated each time the frame counter overflows while



in the text state, and when the interface first enters the transmit state to fetch the first character to be transmitted. All of the logic shown in this diagram is in Bay 2 of the interface.

Data Break Address (Diagram I-2)

The 201 line adaptor has assigned two sequential locations in PDP-8 core to be used as buffers for incoming (received) and outgoing (transmitted) data. These two locations are specified in the hardware on a W021MG address card. The address is a 14-bit address to allow the buffers to be in any core bank. The 15th or low-order bit is not required because a pair of locations is being specified. By convention, the even location of the pair is the receive buffer and the odd location is the transmit buffer. Using the DEC numbering convention, the address is given by the vector ADDR(0)...ADDR(14). Schematically, the W021MG module is shown in Figure I-1.

These address lines are then buffered as shown in Diagram I-2 and form the inputs for the data break address (DADR); the low-order bit (DIAD11) is generated by the request-to-send signal and is shown in Diagram I-1.

The j -th position ($j=0, \dots, 13$) of the address is a 0 if there is a jumper to ground at that position and is a 1 otherwise. The W021MG address card is located in module position 1B09. If any of the three high-order positions (ADDR(0), ADDR(1), or ADDR(2)) is a 1, there must be extended memory capabilities on the PDP-8, and the eleventh or address extension cable must be provided.

Device Select Code (Diagram I-3)

The device select code is a two octal digit number which selects an external device during an input/output operation. The device code appears in positions 3 through 8 of the memory buffer (M.B.) during an IOT instruction, alerting the external device that it is being selected.




Diagram 1-2. DATA-BREAK ADDRESS LINES




Figure I-1. W021MG Address Card.




Diagram 1-3. DEVICE DECODING

The 201A L.A. has associated with it three separate device codes as discussed above. In order to specify the three devices it is sufficient, because of the aforementioned requirements, to define only a four-bit number, which appears in positions 3-6 of the M.B. during an IOT instruction. This number must also be realized in the hardware, and this is accomplished via an R002 diode module found in position 1A13 and pictured at the far left of Diagram I-3.

Thus to specify the desired set of device codes the appropriate diodes are removed. For example, using the set 40, 41, 42 as before, the diodes connected to pins E, H, L, and P must be removed.

The remainder of Diagram I-3 shows the gating necessary to obtain the signals to identify each of the devices.

Device Selection Gating(Diagram I-4)

The gates shown in Diagram I-4 are located in Bay 2 and provide the signals to differentiate between Control Word 1 and Control Word 2 operation.

Interrupt Control (Diagram I-5)

Every time a character is transferred between the 201A L.A. and the PDP-8's memory, a character service flag (#SRSV) is set as described above.

This flag in turn sets the appropriate interrupt flag, Transmit (XINT) or Receive (RINT), which causes an interrupt request. If interrupts are enabled in the PDP-8, a program interrupt is generated. Via the appropriate IOT micro-instruction, the program can identify the device causing the interrupt. The SKIP signal will be generated, and a program skip forced if this IOT is executed. It is the program's responsibility to clear the interrupt after it is identified, and the remainder of the gates allow for this.




Diagram I-4. DEVICE SELECTION GATING




Diagram I-5. INTERRUPT CONTROL

Extended Accumulator Control (Diagram I-6)

In order to provide the IOT structure described in the Programming and Control Considerations section, the Extended Accumulator (EAC) buss was implemented. The full power of the EAC is not realized until multiple devices are using the buss, since it provides the mechanism for multiple inputs to the PDP-8 AC. Diagram I-6 shows the gating necessary to generate the SKIP signal when a skip under mask IOT is executed

Accumulator Input Gating (Diagram I-7)

Diagram I-7 shows the buffers which gate the EAC buss onto the AC buss. For other devices to use the EAC buss they need only provide the appropriate input to the ENBL gate and the gates for the EAC buss.

Extended Accumulator Buffers (Diagram I-8)

Diagram I-8 shows a set of buffers necessary to accomplish the inversion to gate the EAC onto the AC. The clamped loads for the EAC buss are also indicated.

Data Bit Buffers (Diagram I-9)

Diagram I-9 shows the buffers used to provide isolation between the SDR register outputs and the data inputs on a data break into the PDP-8. There is no gating signal provided on these buffers since this is the only device using the data bit lines.

Miscellaneous Circuits (Diagram I-10)

Diagram I-10 is best described as the left-over circuits without a logical home.




Diagram I-6. EXTENDED ACCUMULATOR CONTROL




Diagram I-7. ACCUMULATOR INPUT GATING




Diagram I-8. EXTENDED ACCUMULATOR BUFFERS




Diagram I-9. DATA BIT BUFFERS




Diagram I-10. MISCELLANEOUS CIRCUITS

Cable Layout (Diagram I-11)

The input/output cables for the 201A L.A. are shown in Diagram I-11. The correspondences between the signal names, module positions, and pin connections for the 201A L.A. and the PDP-8 are given in Tables I-1 through I-7.

Module Utilization (Tables I-8 through I-11)

Tables I-8 through I-11 give the module utilization for a 201A L.A. In addition to the module utilization, a complete signal name map is also shown.

	01	02	03	04	05	06	07	08	09
D	BAC00		BMB00		AC00		DADR00	DABT00	ADREX1
E	BAC01		BMB01		AC01		DADR01	DABT01	ADREX2
F									
H	BAC02		BMB02		AC02		DADR02	DABT02	ADREX3
J									
K	BAC03		BMB03 -		AC03		DADR03	DABT03	
L									
M	BAC04		BMB03		AC04		DADR04	DABT04	
N									
P	BAC05		BMB04 -		AC05		DADK05	DABT05	
R									
S	BAC06		BMB04		AC06		DADR06	DABT05	
T	BAC07		BMB05 -		AC07		DADR07	DAIT07	
U									
V	BAC08		BMB05		AC08		DADR08	DABT08	

'A'

D	BAC09	BMB06-	AC09	DADR09	DABT09
E	BAC10	BMB06	AC10	DADR10	DABT10
F					
H	BAC11	BMB07-	AC11	DIAD11	DABT11
J					
K	IOP1	BMB07	SKIP	BKRQ#	
L					
M	IOP2	BMB08-	INT.EQ	DICTL	
N					
P	IOP4C	BMB08		BBREAK	
R					
S	BT1C	BMB09		ADDACC	
T	BT2A	BMB10			
U					
V	BPCURC	BMB11			

'B'

Diagram I-11. CABLE LAYOUT

TABLE I-1

BUFFERED ACCUMULATOR OUTPUTS

























201A LINE ADAPTOR			PDP-8		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A01D, A02D	BAC00			BAC0	ME34D
A01E, A02E	BAC01			BAC1	ME34E
A01H, A02H	BAC02			BAC2	ME34H
A01K, A02K	BAC03			BAC3	ME34K
A01M, A02M	BAC04			BAC4	ME34M
A01P, A02P	BAC05			BAC5	ME34P
A01S, A02S	BAC06			BAC6	ME34S
A01T, A02T	BAC07			BAC7	ME34T
A01V, A02V	BAC08			BAC8	ME34V
B01D, B02D	BAC09			BAC9	MF34D
B01E, B02E	BAC10			BAC10	MF34E
B01H, B02H	BAC11			BAC11	MF34H

TABLE I-2

BUFFERED MEMORY BUFFER OUTPUT LINES

201A LINE ADAPTOR			PDP-8		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A03D, A04D	BMB00	—◇	—◇	BMB0(1)	ME35D
A03E, A04E	BMB01	—◇	—◇	BMB1(1)	ME35E
A03H, A04H	BMB02	—◇	—◇	BMB2(1)	ME35H
A03K, A04K	BMB03-	—◇	—◇	BMB3(0)	ME35K
A03M, A04M	BMB03	—◇	—◇	BMB3(1)	ME35M
A03P, A04P	BMB04-	—◇	—◇	BMB4(0)	ME35P
A03S, A04S	BMB04	—◇	—◇	BMB4(1)	ME35S
A03T, A04T	BMB05-	—◇	—◇	BMB5(0)	ME35T
A03V, A04V	BMB05	—◇	—◇	BMB5(1)	ME35V
B03D, B04D	BMB06-	—◇	—◇	BMB6(0)	MF35D
B03E, B04E	BMB06	—◇	—◇	BMB6(1)	MF35E
B03H, B04H	BMB07-	—◇	—◇	BMB7(0)	MF35H
B03K, B04K	BMB07	—◇	—◇	BMB7(1)	MF35K
B03M, B04M	BMB08-	—◇	—◇	BMB8(0)	MF35M
B03P, B04P	BMB08	—◇	—◇	BMB8(1)	MF35P
B03S, B04S	BMB09	—◇	—◇	BMB9(1)	MF35S
B03T, B04T	BMB10	—◇	—◇	BMB10(1)	MF35T
B03V, B04V	BMB11	—◇	—◇	BMB11(1)	MF35V

TABLE I-3
ACCUMULATOR INPUTS

201A LINE ADAPTOR			PDP-8		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A05D, A06D	AC00			AC0	PE2D
A05E, A06E	AC01			AC1	PE2E
A05H, A06H	AC02			AC2	PE2H
A05K, A06K	AC03			AC3	PE2K
A05M, A06M	AC04			AC4	PE2M
A05P, A06P	AC05			AC5	PE2P
A05S, A06S	AC06			AC6	PE2S
A05T, A06T	AC07			AC7	PE2T
A05V, A06V	AC08			AC8	PE2V
B05D, B06D	AC09			AC9	PF2D
B05E, B06E	AC10			AC10	PF2E
B05H, B06H	AC11			AC11	PF2H

*Note: Collector of Grounded-Emitter Transistor

TABLE I-4

PROGRAMMED INPUT/OUTPUT CONTROL

201A LINE ADAPTOR			POP-8		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
BC5M, B06M	INTREQ	*1 —◇	*1 —◇	INTERRUPT REQUEST	PF2M
B05K, B06K	SKIP	*1 —◇	*1 —◇	SKIP	PF2K
B01K, B02K	IOP1	—→	—→	IOP1	MF34K
B01M, B02M	IOP2	—→	—→	IOP2	MF34M
B01P, B02P	IOP4C	—→	—→	IOP4	MF34P

*Note: Collector of Grounded-Emitter Transistor















TABLE I-5
DATA-BREAK ADDRESS LINES

201A LINE ADAPTOR				PDP-8	
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A09H	ADREX3			ADDR EXT 3	ME30H
A09E	ADREX2			ADDR EXT 2	ME30E
A09D	ADREX1			ADDR EXT 1	ME30D
A07D	DADR00			DATA ADDR 0(1)	PE3D
A07E	DADR01			DATA ADDR 1(1)	PE3E
A07H	DADR02			DATA ADDR 2(1)	PE3H
A07K	DADR03			DATA ADDR 3(1)	PE3K
A07M	DADR04			DATA ADDR 4(1)	PE3M
A07P	DADR05			DATA ADDR 5(1)	PE3P
A07S	DADR06			DATA ADDR 6(1)	PE3S
A07T	DADR07			DATA ADDR 7(1)	PE3T
A07V	DADR08			DATA ADDR 8(1)	PE3V
B07D	DADR09			DATA ADDR 9(1)	PF3D
B07E	DADR10			DATA ADDR 10(1)	PF3E
B07H	DADR11			DATA ADDR 11(1)	PF3H

TABLE I-6
DATA-BREAK INPUT LINES

201A LINE ADAPTOR				PDP-8	
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A08D	DABT00			DATA-BIT 0	PE4D
A08E	DABT01			DATA-BIT 1	PE4E
A08H	DABT02			DATA-BIT 2	PE4H
A08K	DABT03			DATA-BIT 3	PE4K
A08M	DABT04			DATA-BIT 4	PE4M
A08P	DABT05			DATA-BIT 5	PE4P
A08S	DABT06			DATA-BIT 6	PE4S
A08T	DABT07			DATA-BIT 7	PE4T
A08V	DABT08			DATA-BIT 8	PE4V
B08D	DABT09			DATA-BIT 9	PF4D
B08E	DABT10			DATA-BIT 10	PF4E
B08H	DABT11			DATA-BIT 11	PF4H

TABLE I-7
DATA-BREAK CONTROL SIGNALS

201A LINE ADAPTOR			PDP-8		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
B07K	BKRQ#			BREAK REQUEST	PF3K
B07M	DICTL			TRANSFER DIRECTION	PF3M
B07P	BBREAK			B BREAK	PF3P
B07S	ADDACC			ADDRESS ACCEPTED	PF3S
B01S, B02S	BT1C			BT1	MF34S
B01T, B02T	BR2A			BT2A	MF34T
B01V, B02V	BPCLRC			B POWER CLEAR	MF34V

*Note: Collector of a Grounded-Emitter Transistor.

PANEL I... COMMON SECTION

A01	A02	A03	A04	A05	A06	A07	A08	A09	A10	A11	A12	A13	A14	A15	A16
W021	W021	W021	W021	W021	W021	W021	W021	W021	W021	W021	W021	W021	W021	W021	W021
A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B
C	C	C	C	C	C	C	C	C	C	C	C	C	C	C	C
D	PAC00	BAC00	BMB00	ACC0	ACC0	DAC00	CART00	ADREX1	ADREX2	XINT+	GND12	BMB03	BAC00	TSTSKP	EAC00-
E	PAC01	BAC01	BMB01	ACC1	ACC1	DAC01	CART01	ADREX2	ADREX2	ADREX2	CND12	BMB03	BAC00	BAC00	EAC00-
F	PAC02	BAC02	BMB02	ACC2	ACC2	DAC02	CART02	ADREX3	ADREX3	ADREX3	BPC12	BMB04	BAC01	BAC00	EAC01-
G	PAC03	BAC03	BMB03	ACC3	ACC3	DAC03	CART03	ADREX4	ADREX4	ADREX4	BPC13	BMB04	BAC01	BAC01	EAC01-
H	PAC04	BAC04	BMB04	ACC4	ACC4	DAC04	CART04	ADREX5	ADREX5	ADREX5	BPC14	BMB05	BAC02	BAC02	EAC02-
I	PAC05	BAC05	BMB05	ACC5	ACC5	DAC05	CART05	ADREX6	ADREX6	ADREX6	BPC15	BMB05	BAC02	BAC02	EAC02-
J	PAC06	BAC06	BMB06	ACC6	ACC6	DAC06	CART06	ADREX7	ADREX7	ADREX7	BPC16	BMB06	BAC03	BAC03	EAC03-
K	PAC07	BAC07	BMB07	ACC7	ACC7	DAC07	CART07	ADREX8	ADREX8	ADREX8	BPC17	BMB07	BAC03	BAC03	EAC03-
L	PAC08	BAC08	BMB08	ACC8	ACC8	DAC08	CART08	ADREX9	ADREX9	ADREX9	BPC18	BMB08	BAC04	BAC04	EAC04-
M	PAC09	BAC09	BMB09	ACC9	ACC9	DAC09	CART09	ADREX10	ADREX10	ADREX10	BPC19	BMB09	BAC04	BAC04	EAC04-
N	PAC10	BAC10	BMB10	ACC10	ACC10	DAC10	CART10	ADREX11	ADREX11	ADREX11	BPC20	BMB10	BAC05	BAC05	EAC05-
O	PAC11	BAC11	BMB11	ACC11	ACC11	DAC11	CART11	ADREX12	ADREX12	ADREX12	BPC21	BMB11	BAC05	BAC05	EAC05-
P	PAC12	BAC12	BMB12	ACC12	ACC12	DAC12	CART12	ADREX13	ADREX13	ADREX13	BPC22	BMB12	BAC06	BAC06	EAC06-
Q	PAC13	BAC13	BMB13	ACC13	ACC13	DAC13	CART13	ADREX14	ADREX14	ADREX14	BPC23	BMB13	BAC06	BAC06	EAC06-
R	PAC14	BAC14	BMB14	ACC14	ACC14	DAC14	CART14	ADREX15	ADREX15	ADREX15	BPC24	BMB14	BAC07	BAC07	EAC07-
S	PAC15	BAC15	BMB15	ACC15	ACC15	DAC15	CART15	ADREX16	ADREX16	ADREX16	BPC25	BMB15	BAC07	BAC07	EAC07-
T	PAC16	BAC16	BMB16	ACC16	ACC16	DAC16	CART16	ADREX17	ADREX17	ADREX17	BPC26	BMB16	BAC08	BAC08	EAC08-
U	PAC17	BAC17	BMB17	ACC17	ACC17	DAC17	CART17	ADREX18	ADREX18	ADREX18	BPC27	BMB17	BAC08	BAC08	EAC08-
V	PAC18	BAC18	BMB18	ACC18	ACC18	DAC18	CART18	ADREX19	ADREX19	ADREX19	BPC28	BMB18	BAC09	BAC09	EAC09-
W	PAC19	BAC19	BMB19	ACC19	ACC19	DAC19	CART19	ADREX20	ADREX20	ADREX20	BPC29	BMB19	BAC09	BAC09	EAC09-
X	PAC20	BAC20	BMB20	ACC20	ACC20	DAC20	CART20	ADREX21	ADREX21	ADREX21	BPC30	BMB20	BAC10	BAC10	EAC10-
Y	PAC21	BAC21	BMB21	ACC21	ACC21	DAC21	CART21	ADREX22	ADREX22	ADREX22	BPC31	BMB21	BAC10	BAC10	EAC10-
Z	PAC22	BAC22	BMB22	ACC22	ACC22	DAC22	CART22	ADREX23	ADREX23	ADREX23	BPC32	BMB22	BAC11	BAC11	EAC11-
AA	PAC23	BAC23	BMB23	ACC23	ACC23	DAC23	CART23	ADREX24	ADREX24	ADREX24	BPC33	BMB23	BAC11	BAC11	EAC11-
AB	PAC24	BAC24	BMB24	ACC24	ACC24	DAC24	CART24	ADREX25	ADREX25	ADREX25	BPC34	BMB24	BAC12	BAC12	EAC12-
AC	PAC25	BAC25	BMB25	ACC25	ACC25	DAC25	CART25	ADREX26	ADREX26	ADREX26	BPC35	BMB25	BAC12	BAC12	EAC12-
AD	PAC26	BAC26	BMB26	ACC26	ACC26	DAC26	CART26	ADREX27	ADREX27	ADREX27	BPC36	BMB26	BAC13	BAC13	EAC13-
AE	PAC27	BAC27	BMB27	ACC27	ACC27	DAC27	CART27	ADREX28	ADREX28	ADREX28	BPC37	BMB27	BAC13	BAC13	EAC13-
AF	PAC28	BAC28	BMB28	ACC28	ACC28	DAC28	CART28	ADREX29	ADREX29	ADREX29	BPC38	BMB28	BAC14	BAC14	EAC14-
AG	PAC29	BAC29	BMB29	ACC29	ACC29	DAC29	CART29	ADREX30	ADREX30	ADREX30	BPC39	BMB29	BAC14	BAC14	EAC14-
AH	PAC30	BAC30	BMB30	ACC30	ACC30	DAC30	CART30	ADREX31	ADREX31	ADREX31	BPC40	BMB30	BAC15	BAC15	EAC15-
AI	PAC31	BAC31	BMB31	ACC31	ACC31	DAC31	CART31	ADREX32	ADREX32	ADREX32	BPC41	BMB31	BAC15	BAC15	EAC15-
AJ	PAC32	BAC32	BMB32	ACC32	ACC32	DAC32	CART32	ADREX33	ADREX33	ADREX33	BPC42	BMB32	BAC16	BAC16	EAC16-
AK	PAC33	BAC33	BMB33	ACC33	ACC33	DAC33	CART33	ADREX34	ADREX34	ADREX34	BPC43	BMB33	BAC16	BAC16	EAC16-
AL	PAC34	BAC34	BMB34	ACC34	ACC34	DAC34	CART34	ADREX35	ADREX35	ADREX35	BPC44	BMB34	BAC17	BAC17	EAC17-
AM	PAC35	BAC35	BMB35	ACC35	ACC35	DAC35	CART35	ADREX36	ADREX36	ADREX36	BPC45	BMB35	BAC17	BAC17	EAC17-
AN	PAC36	BAC36	BMB36	ACC36	ACC36	DAC36	CART36	ADREX37	ADREX37	ADREX37	BPC46	BMB36	BAC18	BAC18	EAC18-
AO	PAC37	BAC37	BMB37	ACC37	ACC37	DAC37	CART37	ADREX38	ADREX38	ADREX38	BPC47	BMB37	BAC18	BAC18	EAC18-
AP	PAC38	BAC38	BMB38	ACC38	ACC38	DAC38	CART38	ADREX39	ADREX39	ADREX39	BPC48	BMB38	BAC19	BAC19	EAC19-
AQ	PAC39	BAC39	BMB39	ACC39	ACC39	DAC39	CART39	ADREX40	ADREX40	ADREX40	BPC49	BMB39	BAC19	BAC19	EAC19-
AR	PAC40	BAC40	BMB40	ACC40	ACC40	DAC40	CART40	ADREX41	ADREX41	ADREX41	BPC50	BMB40	BAC20	BAC20	EAC20-
AS	PAC41	BAC41	BMB41	ACC41	ACC41	DAC41	CART41	ADREX42	ADREX42	ADREX42	BPC51	BMB41	BAC20	BAC20	EAC20-
AT	PAC42	BAC42	BMB42	ACC42	ACC42	DAC42	CART42	ADREX43	ADREX43	ADREX43	BPC52	BMB42	BAC21	BAC21	EAC21-
AU	PAC43	BAC43	BMB43	ACC43	ACC43	DAC43	CART43	ADREX44	ADREX44	ADREX44	BPC53	BMB43	BAC21	BAC21	EAC21-
AV	PAC44	BAC44	BMB44	ACC44	ACC44	DAC44	CART44	ADREX45	ADREX45	ADREX45	BPC54	BMB44	BAC22	BAC22	EAC22-
AW	PAC45	BAC45	BMB45	ACC45	ACC45	DAC45	CART45	ADREX46	ADREX46	ADREX46	BPC55	BMB45	BAC22	BAC22	EAC22-
AX	PAC46	BAC46	BMB46	ACC46	ACC46	DAC46	CART46	ADREX47	ADREX47	ADREX47	BPC56	BMB46	BAC23	BAC23	EAC23-
AY	PAC47	BAC47	BMB47	ACC47	ACC47	DAC47	CART47	ADREX48	ADREX48	ADREX48	BPC57	BMB47	BAC23	BAC23	EAC23-
AZ	PAC48	BAC48	BMB48	ACC48	ACC48	DAC48	CART48	ADREX49	ADREX49	ADREX49	BPC58	BMB48	BAC24	BAC24	EAC24-
BA	PAC49	BAC49	BMB49	ACC49	ACC49	DAC49	CART49	ADREX50	ADREX50	ADREX50	BPC59	BMB49	BAC24	BAC24	EAC24-
BB	PAC50	BAC50	BMB50	ACC50	ACC50	DAC50	CART50	ADREX51	ADREX51	ADREX51	BPC60	BMB50	BAC25	BAC25	EAC25-
BC	PAC51	BAC51	BMB51	ACC51	ACC51	DAC51	CART51	ADREX52	ADREX52	ADREX52	BPC61	BMB51	BAC25	BAC25	EAC25-
BD	PAC52	BAC52	BMB52	ACC52	ACC52	DAC52	CART52	ADREX53	ADREX53	ADREX53	BPC62	BMB52	BAC26	BAC26	EAC26-
BE	PAC53	BAC53	BMB53	ACC53	ACC53	DAC53	CART53	ADREX54	ADREX54	ADREX54	BPC63	BMB53	BAC26	BAC26	EAC26-
BF	PAC54	BAC54	BMB54	ACC54	ACC54	DAC54	CART54	ADREX55	ADREX55	ADREX55	BPC64	BMB54	BAC27	BAC27	EAC27-
BG	PAC55	BAC55	BMB55	ACC55	ACC55	DAC55	CART55	ADREX56	ADREX56	ADREX56	BPC65	BMB55	BAC27	BAC27	EAC27-
BH	PAC56	BAC56	BMB56	ACC56	ACC56	DAC56	CART56	ADREX57	ADREX57	ADREX57	BPC66	BMB56	BAC28	BAC28	EAC28-
BI	PAC57	BAC57	BMB57	ACC57	ACC57	DAC57	CART57	ADREX58	ADREX58	ADREX58	BPC67	BMB57	BAC28	BAC28	EAC28-
BJ	PAC58	BAC58	BMB58	ACC58	ACC58	DAC58	CART58	ADREX59	ADREX59	ADREX59	BPC68	BMB58	BAC29	BAC29	EAC29-
BK	PAC59	BAC59	BMB59	ACC59	ACC59	DAC59	CART59	ADREX60	ADREX60	ADREX60	BPC69	BMB59	BAC29	BAC29	EAC29-
BL	PAC60	BAC60	BMB60	ACC60	ACC60	DAC60	CART60	ADREX61	ADREX61	ADREX61	BPC70	BMB60	BAC30	BAC30	EAC30-
BM	PAC61	BAC61	BMB61	ACC61	ACC61	DAC61	CART61	ADREX62	ADREX62	ADREX62	BPC71	BMB61	BAC30	BAC30	EAC30-
BN	PAC62	BAC62	BMB62	ACC62	ACC62	DAC62	CART62	ADREX63	ADREX63	ADREX63	BPC72	BMB62	BAC31	BAC31	EAC31-
BO	PAC63	BAC63	BMB63	ACC63	ACC63	DAC63	CART63	ADREX64	ADREX64	ADREX64	BPC73	BMB63	BAC31	BAC31	EAC31-
BP	PAC64	BAC64	BMB64	ACC64	ACC64	DAC64	CART64	ADREX65	ADREX65	ADREX65	BPC74	BMB64	BAC32	BAC32	EAC32-
BQ	PAC65	BAC65	BMB65	ACC65	ACC65	DAC65	CART65	ADREX66	ADREX66	ADREX66	BPC75	BMB65	BAC32	BAC32	EAC32-
BR	PAC66	BAC66	BMB66	ACC66	ACC66	DAC66	CART66	ADREX67	ADREX67	ADREX67	BPC76	BMB66	BAC33	BAC33	EAC33-
BS	PAC67	BAC67	BMB67	ACC67	ACC67	DAC67	CART67	ADREX68	ADREX68	ADREX68	BPC77	BMB67	BAC33	BAC33	EAC33-
BT	PAC68	BAC68	BMB68	ACC68	ACC68	DAC68	CART68	ADREX69	ADREX69	ADREX69	BPC78	BMB68	BAC34	BAC34	EAC34-
BU	PAC69	BAC69	BMB69	ACC69	ACC69	DAC69	CART69	ADREX70	ADREX70	ADREX70	BPC79	BMB69	BAC34	BAC34	EAC34-
BV	PAC70	BAC70	BMB70	ACC70	ACC70	DAC70	CART70	ADREX71	ADREX71	ADREX71	BPC80	BMB70	BAC35	BAC35	EAC35-
BW	PAC71	BAC71	BMB71	ACC71	ACC71	DAC71	CART71	ADREX72	ADREX72	ADREX72	BPC81	BMB71	BAC35	BAC35	EAC35-
BX	PAC72	BAC72	BMB72	ACC72	ACC72	DAC72	CART72	ADREX73	ADREX73	ADREX73	BPC82	BMB72	BAC36	BAC36	EAC36-
BY	PAC73	BAC73	BMB73	ACC73	ACC73	DAC73	CART73	ADREX74	ADREX74	ADREX74	BPC83	BMB73	BAC36	BAC36	EAC36-
BZ	PAC74	BAC74	BMB74	ACC74	ACC74	DAC74	CART74	ADREX75	ADREX75	ADREX75	BPC84	BMB74	BAC37	BAC37	EAC37-
CA	PAC75	BAC75	BMB75	ACC75	ACC75	DAC75	CART75	ADREX76	ADREX76	ADREX76	BPC85	BMB75	BAC37	BAC37	EAC37-
CB	PAC76	BAC76	BMB76	ACC76	ACC76	DAC76	CART76	ADREX77	ADREX77	ADREX77	BPC86	BMB76	BAC38	BAC38	EAC38-
CC	PAC77	BAC77	BMB77	ACC77	ACC77	DAC77	CART77	ADREX78	ADREX78	ADREX78	BPC87	BMB77	BAC38	BAC38	EAC38-
CD	PAC78	BAC78	BMB78	ACC78	ACC78	DAC78	CART78	ADREX79	ADREX79	ADREX79	BPC88	BMB78	BAC39	BAC39	EAC39-
CE	PAC79	BAC79	BMB79	ACC79	ACC79	DAC79	CART79	ADREX80	ADREX80	ADREX80	BPC89	BMB79	BAC39	BAC39	EAC39-
CF	PAC80	BAC80	BMB80	ACC80	ACC80	DAC80	CART80	ADREX81	ADREX81	ADREX81	BPC90	BMB80	BAC40	BAC40	EAC40-
CG	PAC81	BAC81	BMB81	ACC81	ACC81	DAC81	CART81	ADREX82	ADREX82	ADREX82	BPC91	BMB81	BAC40	BAC40	EAC40-
CH	PAC82	BAC82	BMB82	ACC82	ACC82	DAC82	CART82	ADREX83	ADREX83	ADREX83	BPC92	BMB82	BAC41	BAC41	EAC41-
CI	PAC83	BAC83	BMB83	ACC83	ACC83	DAC83	CART83	ADREX84	ADREX84	ADREX84	BPC93	BMB83	BAC41	BAC41	EAC41-
CJ	PAC84	BAC84	BMB84	ACC84	ACC84	DAC84	CART84	ADREX85	ADREX85	ADREX85	BPC94	BMB84	BAC42	BAC42	EAC42-
CK	PAC85	BAC85	BMB85	ACC85	ACC85	DAC85	CART85	ADREX86	ADREX86	ADREX86					

PANEL 1 . . . COMMON SECTION

A17	A18	A19	A20	A21	A22	A23	A24	A25	A26	A27	A28	A29	A30	A31	A32	
R123	R202		R123								W250S					A
A																B
B																C
C																D
D	EAC02-10P4		#SR00+								#XRT+					E
E	EAC01-DEVSIC		#SR01+								#REC+					F
F	LDAC-IPCLR										#SRSV+					G
G	AC00		CABT00								#DLST+					H
H	AC01-XINT+		CABT01								#PAR+					I
I	EAC02-#SRSV-		#SR02+								#BPC+					J
J	EAC03-#XRT-		#SR03+								#TFAD+					K
K	LDAC-										#STADY					L
L	AC02-10P4		DABTC2								#TMRD+					M
M	AC03-DEVSIC		DABTC3								#RING					N
N	EAC04-IPCLR		#SRC4+								#CARDT					O
O	EAC05-		#SRC5+													P
P	LDAC-RINT+															Q
Q	AC04-#SRSV-		DABTC4													R
R	AC05-#REC-		CABTC5													S
S																T
T																U
U																V
V																W
W																X
X																Y
Y																Z

TABLE I-9

PORT O/LINE ADAPTOR 1

PANEL 2 ...

A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16

R201 R202 R203 R204 R205 R206 R207 R208 R209 R210 R211 R212 R213 R214 R215 R216

A #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 B #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 C #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 D #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 E #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 F #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 G #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 H #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 I #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 J #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 K #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 L #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 M #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 N #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 O #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 P #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 Q #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 R #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 S #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 T #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 U #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 V #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14

A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16

R201 R202 R203 R204 R205 R206 R207 R208 R209 R210 R211 R212 R213 R214 R215 R216

A #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 B #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 C #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 D #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 E #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 F #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 G #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 H #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 I #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 J #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 K #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 L #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 M #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 N #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 O #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 P #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 Q #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 R #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 S #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 T #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 U #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14
 V #GND22 #GND24 #SCK #SERF #REC- #REC- #GND26 #GND14

TABLE I-10.

017	018	019	020	021	022	023	024	025	026	027	028	029	030	031	032
-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----

TABLE I-11.

APPENDIX II

201A LINE ADAPTOR INTERFACE
FOR USE ON
THE DATA CONCENTRATOR

APPENDIX II

TABLE OF CONTENTS

	<u>Page</u>
Data-Break Control.....	II-3
Data-Break Address and Data Gating.....	II-5
Common Data Address Gating.....	II-5
Scan Address Buffers.....	II-8
Address Decoding.....	II-8
Data-Break and Device Selection.....	II-8
Device Selection Gating.....	II-8
Scan Interrupt Service Request.....	II-8
Transmit Clock Gating.....	II-14
"I'm Here" Indication....	II-14
Buffered Memory Buffer Buffers.....	II-14
Accumulator Output Buffers.....	II-14
Miscellaneous Circuits.....	II-19
Cable Layout.....	II-19
Module Utilizations.....	II-19

APPENDIX II

LIST OF TABLES

<u>Table</u>		<u>Page</u>
II-1	Buffered Accumulator Outputs.....	II-22
II-2	Buffered Memory Buffer Output Lines.....	II-23
II-3	Programmed Input/Output Control.....	II-24
II-4	Data-Break Address Lines.....	II-25
II-5	Data-Break Input Lines.	II-26
II-6	Data-Break Control Signals.....	II-27
II-7	Data-break Request and Select.....	II-28
II-8	Extended Accumulator Inputs.....	II-29
II-9	Scan Address.....	II-30
II-10	Scanner Control Signals.....	II-31
II-11	Transmit Clock.....	II-32
II-12	Panel 1 - Common Section.....	II-33
II-13	Panel 1 - Common Section.....	II-34
II-14	Panel 2 - Port 0/Line Adaptor 1	II-35
II-15	Panel 2 - Port 0/Line Adaptor 1	II-36
II-16	Panel 3 - Port 1/Line Adaptor 2	II-37
II-17	Panel 3 - Port 1/Line Adaptor 2	II-38
II-18	Panel 4 - Port 2/Line Adaptor 3	II-39
II-19	Panel 4 - Port 2/Line Adaptor 3	II-40
II-20	Panel 5 - Port 3/Line Adaptor 4	II-41
II-21	Panel 5 - Port 3/Line Adaptor 4	II-42

APPENDIX II

LIST OF DIAGRAMS

<u>Diagram</u>		<u>Page</u>
II-1	Data-Break Control.....	II-4
II-2	Data-Break Address and Data Gating.....	II-6
II-3	Common Data Address Gating.....	II-7
II-4	Scan Address Buffers.....	II-9
II-5	Address Decoding.....	II-10
II-6	Data-Break and Device Selection.....	II-11
II-7	Device Selection Gating.....	II-12
II-8	Scan Interrupt Service Request.....	II-13
II-9	Transmit Clock Gating.....	II-15
II-10	"I'm Here" Indication.....	II-16
II-11	Buffered Memory Buffer Buffers.....	II-17
II-12	Accumulator Output Buffers.....	II-18
II-13	Miscellaneous Circuits.....	II-20
II-14	Cable Layout.....	II-21

APPENDIX II

LIST OF FIGURES

<u>Figure</u>		<u>Page</u>
II-1	Organization of the Data Concentrator...	II-2

BLANK PAGE

201A LINE ADAPTOR INTERFACE
FOR USE ON
THE DATA CONCENTRATOR

The remainder of the logic and details of the 201A communication adaptors used on the Data Concentrator are presented in this Appendix. Figure II-1 shows in block form the general organization of the Data Concentrator, to the extent that it concerns the 201A line adaptors. The control of AC transfers and interrupts for the PDP-8 is handled by the scanner. In order to address a line adaptor (for the purposes here, a 201A line adaptor) the scan address register must be loaded with what corresponds to the line adaptor's logical address. This logical address, in reality, is the core address of its receive or transmit buffer. When the scanner is interrupted by a line adaptor, it in turn interrupts the PDP-8 with the scan address register set to the receive or transmit buffer address depending on the type of interrupt. The IOT structure is the same as described for the basic 201A line adaptor once the scan address register is pointed to the line adaptor.

The normal operation for the scanner is to scan, in turn, each of the 64 full-duplex lines looking for an interrupt. When an interrupt is found, the scanner is stopped and a PDP-8 interrupt is generated. After servicing the scanner interrupt (indirectly a line adaptor interrupt), the scanner is restarted.

The multiplexor is a buss-type multiplexor where the device presently selected gates its address and data information onto common busses. A device requests a data-break cycle by pulling to ground its break request line, and the data break is granted when its select line goes to -3v. In order to realize this buss concept, certain of the normal PDP-8 signals are electrically inverted at the multiplexor interface.





Figure II-1. ORGANIZATION OF THE DATA CONCENTRATOR

II-3

There are four 201A line adaptors on the Data Concentrator. They all have a common control section which, in the context of Figure 1, is the PDP-8/201A line adaptor interface. The common section is Bay 1 of the complex with Bays 2-5, representing the four 201A line adaptors. The individual signal names in the 201A line adaptor contain a # sign which is replaced by a 1, 2, 3, or 4 in the particular line adaptor. The common signals are distinguished by the absence of a # sign. Unless otherwise noted, the logic shown in the diagrams in this Appendix is realized in Bay 1.

Data-Break Control (Diagram II-1)

By setting the #BKRQ flip-flop, the line adaptor signals the PDP-8 (through the multiplexor) that a data transfer is desired to or from PDP-8 core. The multiplexor responds with the BKAC# signal when the data-break cycle is granted. The direction of the transfer is specified by the DICTL signal. When the PDP-8 enters the break state, the address is loaded into the memory address register and an address accepted pulse is generated by the PDP-8. At this time, the break request signal must be dropped by the interface. During the break state, as indicated by the logical-and of BBREAK and BKSL#, the BT1 pulse is used to generate a #BRKDN pulse which strobes the contents of the designated memory location from the buffered memory buffer register into the SDR register. The PDP-8 will also strobe the data-break input lines (DABT) into memory at this time in the case that the transfer direction is into core. The break request signal is generated each time the frame counter overflows when in the text state, and when the interface first enters the transmit state to fetch the first character to be transmitted. All of the logic shown in Diagram II-1 is in the individual line adaptor bay.



II-5

Data-Break Address and Data Gating (Diagram II-2)

Each 201A line adaptor has assigned two sequential locations in PDP-8 core to be used as buffers for incoming (received) and outgoing (transmitted) data. The low-order four bits, except for the lowest order bit, are specified by an address card shown in Diagram II-5. The high-order five bits (page address) are specified by the Scanner and are gated onto the data address lines when the PGENB signal is given, as derived in Diagram II-3. The remainder of the address bits are specified in Diagram II-3.

The contents of the SDR register are gated onto the data break input lines when the BKSL# signal is present, as shown in Diagram II-2. All of the logic shown in Diagram II-2 is in the individual line adaptor bay.

Common Data Address Gating (Diagram II-3)

There are a total of 128 scanner data lines (64 full-duplex pairs). This corresponds to one full PDP-8 page of buffers. In the twelve-bit PDP-8 address, the high-order five bits specify the page; the low-order bit specifies whether the address is a receive or transmit buffer as the bit is respectively zero or one. The remaining six bits specify which of the 64 line pairs is being referenced. These 64 line pairs are further broken down into eight blocks of eight lines each. Positions 5, 6, and 7 in the address thus specify the block address. A separate cable connects the scanner to each block of line adaptors and in turn provides the block address for those line adaptors, and a common buss (PGENB) to tell the scanner to load the page address on to the data address lines. Diagram II-3 indicates the gating necessary to gate the block address onto the data address lines and pull down the PGENB buss.




Diagram II-2. DATA BREAK ADDRESS AND DATA GATING




Diagram II-3. COMMON DATA ADDRESS GATING

Scan Address Buffers (Diagram II-4)

These buffers provide the required isolation and signal levels to allow each 201A line adaptor to ascertain whether the current scan address is actually its address. These signals are fed to an address card which decodes the scan address actually assigned to the line adaptor.

Address Decoding (Diagram II-5)

This address card, located in the individual line adaptor bay, provides the line adaptor with its data break address within a scan block and the signals to determine if the current scan address is the line adaptor address.

Data-Break and Device Selection (Diagram II-6)

The first set of gates in Diagram II-6 derives the individual BKSL# signals from the multiplexor signals BKAC#. The BLKAC signal goes to -3v if any of the four 201A line adaptors is granted a data-break cycle by the multiplexor. The signals CTWD1 and CTWD2 are the assertion that the device codes corresponding to Control Word 1 or Control Word 2, respectively, have been detected during an IO. microinstruction.

Device Selection Gating (Diagram II-7)

The gates shown in Diagram II-7 are located in the individual line adaptor bays and provide the signals to differentiate between Control Word 1 and Control Word 2 operations.

Scan Interrupt Service Request (Diagram II-8)

Every time a character is transferred between a 201A line adaptor and the PDP-8's memory, its character service flag (#SRSV) is set, as described previously. The SCNSVC buss is pulled to ground the next time the scan address matches the





Diagram 11-4. SCAN ADDRESS BUFFERS



NOTE: JUMPERS ARE FOR LINE ADAPTOR #2, THUS '#' = '2'

Diagram II-5. ADDRESS DECODING




Diagram II-6. DATA-BREAK AND DEVICE SELECTION




Diagram II-7. DEVICE SELECTION GATING




Diagram II-8. SCAN INTERRUPT SERVICE REQUEST

line adaptor's address, as specified by #BLOCK, #SCAN2, #SCAN1, #SCAN0+. SCNSVC at this time causes a PDP-8 interrupt which the program can then identify.

Transmit Clock Gating (Diagram II-9)

The 201A data sets for the Data Concentrator have externally supplied transmit clocks. This specification allows transmit interrupt staggering and the use of different clock rates. The actual clock selection is made via a jumper card in Bay 1 while the driver for the data set is in the individual line adaptor bay.

"I'm Here" Indication (Diagram II-10)



The gating in Diagram II-10, located in the individual line adaptor bays, provides to the scanner a "not here" or "off-line" indication through the #HERE signal.

Buffered Memory Buffer Buffers (Diagram II-11)

This set of buffers is needed for loading reasons in each block of line adaptors. The buffers also provide the necessary inversion to give the correct signal polarity as needed in the line adaptors.

Accumulator Output Buffers (Diagram II-12)

This set of buffers is needed to provide the necessary driving capabilities for the line adaptors. The buffers also provide the necessary inversion to give the correct signal polarity to the line adaptors.



NOTE: JUMPER FROM DESIRED
CLOCK TO #SCTE

Diagram II-9. TRANSMIT CLOCK GATING




Diagram II-10. 'I'M HERE' INDICATION




Diagram 11-11. BUFFERED MEMORY BUFFER BUFFERS




Diagram II-12. ACCUMULATOR OUTPUT BUFFERS

Miscellaneous Circuits (Diagram II-13)

PRYREQ and SPSVC identify to the scanner that the interrupt (SCNSVC) is from a 201A line adaptor. The DTALST buss is used to indicate to the scanner that a line adaptor has a data lost condition (this gate is in the individual line adaptor). The remaining gates provide the necessary electrical signal inversion.

Cable Layout (Diagram II-14)

The input/output cables for the 201A line adaptors are shown in Diagram II-14. The correspondences between the signal names, module positions, and pin connections for the 201A line adaptor block and the multiplexor or scanner are given in Tables II-1 through II-9.

Module Utilizations (Tables II-10 through II-21)

Tables II-10 through II-21 give the module utilization for the four 201A line adaptors comprising the block on the Data Concentrator. In addition to the module utilization, a complete signal name map is also shown.




Diagram II-13. MISCELLANEOUS CIRCUITS

	01 02	03 04	05 06	07 08	09 10	11 12	13 14
D	BAC00C	BMB00+	DIAD00	DABT00	EAC00	SCAN0	--
E	RAC01C	BMB01+	DIAD01	DABT01	EAC01	SCAN1	--
F							
H	BAC02C	BMB02+	DIAD02	DABT02	EAC02	SCAN2	--
J							
K	BAC03C	BMB03-	DIAD03	DABT03	EAC03	SCAN3	--
L							
M	BAC04C	BMB03+	DIAD04	DABT04	EAC04	DEVSL1	--
N							
P	BAC05C	BMB04-	DIAD05	DABT05	EAC05	DEVSL2	--
R							
S	BAC06C	BMB04+	DIAD06	DABT06	EAC06	--	CK201A
T	BAC07C	BMB05-	DIAD07	DABT07	EAC07	--	CK201B
U							
V	BAC08C	BMB05+	DIAD08	DABT08	EAC08	--	CKTLPA

'A'

	01 02	03 04	05 06	07 08	09 10	11 12	13 14
D	BAC09C	BMB06-	DIAD09	DABT09	EAC09	BKRQ1	PRYREQ
E	BAC10C	BMB06+	DIAD10	DABT10	EAC10	BKAC1	SPSVC
F							
H	BAC11C	BMB07-	DIAD11	DABT11	EAC11	BKRQ2	PGENR
J							
K	IOP1C	BMB07+	--	--	--	BKAC2	BLKSEL
L							
N	IOP2C	BMB08-	DICTL	--	--	BKRQ3	BLKBT0
P							
R	IOP4C	BMB08+	SBREAK	--	--	BKAC3	BLKBT1
S							
T	BT1C	BMB09+	ADDACC	--	--	BKRQ4	BLKBT2
U	BT2AC	BMB10+	--	--	--	BKAC4	DTALST
V	BPCLCRC	BMB11+	--	--	--	--	HERE*

'B'

Diagram II-13. CABLE LAYOUT

TABLE 11-1

BUFFERED ACCUMULATOR OUTPUTS

























201A LINE ADAPTOR			MULTIPLEXOR		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A01D, A02D	BAC00C			CAC00-	A01D
A01E, A02E	BAC01C			CAC01-	A01E
A01H, A02H	BAC02C			CAC02-	A01H
A01K, A02K	BAC03C			CAC03-	A01K
A01M, A02M	BAC04C			CAC04-	A01M
A01P, A02P	BAC05C			CAC05-	A01P
A01S, A02S	BAC06C			CAC06-	A01S
A01T, A02T	BAC07C			CAC07-	A01T
A01V, A02V	BAC08C			CAC08-	A01V
B01D, B02D	BAC09C			CAC09-	B01D
B01E, B02E	BAC10C			CAC10-	B01E
B01H, B02H	BAC11C			CAC11-	B01H

TABLE II-2

BUFFERED MEMORY BUFFER OUTPUT LINES

201A LINE ADAPTOR			MULTIPLEXOR		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A03D, A04D	BMB00+			CMB00-	A02D
A03E, A04E	BMB01+			CMB01-	A02E
A03H, A04H	BMB02+			CMB02-	A02H
A03K, A04K	BMB03-			CMB03-	A02M
A03M, A04M	BMB03+				
A03P, A04P	BMB04-			CMB04-	A02S
A03S, A04S	BMB04+				
A03T, A04T	BMB05-			CMB05-	A02V
A03V, A04V	BMB05+				
B03D, B04D	BMB06-			CMB06-	B02E
B03E, B04E	BMB06+				
B03H, B04H	BMB07-			CMB07-	B02K
B03K, B04K	BMB07+				
B03M, B04M	BMB08-				
B03P, B04P	BMB08+				
B03S, B04S	BMB09+				
B03T, B04T	BMB10+				
B03V, B04V	BMB11+			CMB11-	BC2V

























TABLE II-3

PROGRAMMED INPUT/OUTPUT CONTROL

201A LINE ADAPTOR			MULTIPLEXOR		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
B01K, B02K	IOP1C	→	→	CIOP1	B01K
B01M, B02M	IOP2C	→	→	CIOP2	B01M
B01P, B02P	IOP4C	→	→	CIOP4	B01P

TABLE II-4

DATA-BREAK ADDRESS LINES

201A LINE ADAPTOR			MULTIPLEXOR		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A05D, A06D	DIAD00			DADD00	A03D
A05E, A06E	DIAD01			DADD01	A03E
A05H, A06H	DIAD02			DADD02	A03H
A05K, A06K	DIAD03			DADD03	A03K
A05M, A06M	DIAD04			DADD04	A03M
A05P, A06P	DIAD05			DADD05	A03P
A05S, A06S	DIAD06			DADD06	A03S
A05T, A06T	DIAD07			DADD07	A03T
A05V, A06V	DIAD08			DADD08	A03V
B05D, B06D	DIAD09			DADD09	B03D
B05E, B06E	DIAD10			DADD10	B03E
B05H, B06H	DIAD11			DADD11	B03H

*Note: Collector of a Grounded-Emitter Transistor.

TABLE II-5













DATA-BREAK INPUT LINES

201A LINE ADAPTOR			MULTIPLEXOR		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A07D, A08D	DABT00			DBIT00	A04D
A07E, A08E	DABT01			DBIT01	A04E
A07H, A08H	DABT02			DBIT02	A04H
A07K, A08K	DABT03			DBIT03	A04K
A07M, A08M	DABT04			DBIT04	A04M
A07P, A08P	DABT05			DBIT05	A04P
A07S, A08S	DABT06			DBIT06	A04S
A07T, A08T	DABT07			DBIT07	A04T
A07V, A08V	DABT08			DBIT08	A04V
B07D, B08D	DABT09			DBIT09	B04D
B07E, B08E	DABT10			DBIT10	B04E
B07H, B08H	DABT11			DBIT11	B04H

*Note: Collector of a Grounded-Emitter Transistor.

TABLE II-6

DATA BREAK CONTROL SIGNALS

201A LINE ADAPTOR			MULTIPLEXOR		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
B05M, B06M	DICTL			TRADI	B03M
B05P, B06P	BBREAK			CBBRK	B03P
B05S, B06S	ADDACC			CADACP	B03S
B01S, B02S	BTIC			CBT1	B01S
B01T, B02T	BT2AC			CBT2A	B01T
B01V, B02V	BPCLRC			CPWCLR	B01V

*Note: Collector of a Grounded-Emitter Transistor.

TABLE II-7

DATA BREAK REQUEST AND SELECT









































201A LINE ADAPTOR			MULTIPLEXOR		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
B11D	BKRQ1			REQ2	D01D
B11E	BKAC1			SEL2	D01E
B11H	BKRQ2			REQ3	D01H
B11K	BKAC2			SEL3	D01K
B11M	BKRQ3			REQ4	D01M
B11P	BKAC3			SEL4	D01P
B11S	BKRQ4			REQ5	D01S
B11T	BKAC4			SEL5	D01T

TABLE II-8

EXTENDED ACCUMULATOR INPUTS

201A LINE ADAPTOR			SCANNER		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A09D, A10D	EAC00			EAC00+	A07D, A08D
A09E, A10E	EAC01			EAC01+	A07E, A08E
A09H, A10H	EAC02			EAC02+	A07H, A08H
A09K, A10K	EAC03			EAC03+	A07L, A08K
A09M, A10M	EAC04			EAC04+	A07M, A08M
A09P, A10P	EAC05			EAC05+	A07P, A08P
A09S, A10S	EAC06			EAC06+	A07S, A08S
A09T, A10T	EAC07			EAC07+	A07T, A08T
A09V, A10V	EAC08			EAC08+	A07V, A08V
B09D, B10D	EAC09			EAC09+	B07D, B08D
B09E, B10E	EAC10			EAC10+	B07E, B08E
B09H, B10H	EAC11			EAC11+	B07H, B08H

*Note: Collector of a Grounded-Emitter Transistor.

TABLE II-9
SCAN ADDRESS































201A LINE ADAPTOR			SCANNER		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A11D, A12D	SCAN 0			BXMT-	C03D
A11E, A12E	SCAN 1			BAD1-	C03E
A11H, A12H	SCAN 2			BAD2-	C03H
A11K, A12K	SCAN 3			BAD3-	C03K
B12M	BLKBT0			GND	D01M
B12P	BLKBT 1			GND	D01P
B12S	BLKBT2			GND	D01S

TABLE II-10
SCANNER CONTROL SIGNALS

201A LINE ADAPTOR			SCANNER		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
B12D	PRYREQ			PORQ+	D01D
B12E	SPSVC			SS0+	D01E
B12H	PGENB			PGENB+	D01H
B12K	BLKSEL			BKSLO-	D01K
B12T	DTALST			DLOST+	D01T
B12V	HERE*			LACHK-	D01V
A11M, A12M	DEVSL1			DSL+	C03M
A11P, A12P	DEVSL2			ESL+	C03P

*Note: Collector of a Grounded-Emitter Transistor

TABLE II-11
TRANSMIT CLOCK







201A LINE ADAPTOR			MULTIPLEXOR		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A13S, A14S	CK201A			CK2000	D03S
A13T, A14T	CK201B			CK2400	D03T
A13V, A14V	CKTLPA				

TABLE I-11

COMP SECTION

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S	T	U	V
A01	A02	A03	A04	A05	A06	A07	A08	A09	A10	A11	A12	A13	A14	A15	A16						
A21	A22	A23	A24	A25	A26	A27	A28	A29	A30	A31	A32	A33	A34	A35	A36						
B01	B02	B03	B04	B05	B06	B07	B08	B09	B10	B11	B12	B13	B14	B15	B16						
B21	B22	B23	B24	B25	B26	B27	B28	B29	B30	B31	B32	B33	B34	B35	B36						
C01	C02	C03	C04	C05	C06	C07	C08	C09	C10	C11	C12	C13	C14	C15	C16						
C21	C22	C23	C24	C25	C26	C27	C28	C29	C30	C31	C32	C33	C34	C35	C36						
D01	D02	D03	D04	D05	D06	D07	D08	D09	D10	D11	D12	D13	D14	D15	D16						
D21	D22	D23	D24	D25	D26	D27	D28	D29	D30	D31	D32	D33	D34	D35	D36						
E01	E02	E03	E04	E05	E06	E07	E08	E09	E10	E11	E12	E13	E14	E15	E16						
E21	E22	E23	E24	E25	E26	E27	E28	E29	E30	E31	E32	E33	E34	E35	E36						
F01	F02	F03	F04	F05	F06	F07	F08	F09	F10	F11	F12	F13	F14	F15	F16						
F21	F22	F23	F24	F25	F26	F27	F28	F29	F30	F31	F32	F33	F34	F35	F36						
G01	G02	G03	G04	G05	G06	G07	G08	G09	G10	G11	G12	G13	G14	G15	G16						
G21	G22	G23	G24	G25	G26	G27	G28	G29	G30	G31	G32	G33	G34	G35	G36						
H01	H02	H03	H04	H05	H06	H07	H08	H09	H10	H11	H12	H13	H14	H15	H16						
H21	H22	H23	H24	H25	H26	H27	H28	H29	H30	H31	H32	H33	H34	H35	H36						
I01	I02	I03	I04	I05	I06	I07	I08	I09	I10	I11	I12	I13	I14	I15	I16						
I21	I22	I23	I24	I25	I26	I27	I28	I29	I30	I31	I32	I33	I34	I35	I36						
J01	J02	J03	J04	J05	J06	J07	J08	J09	J10	J11	J12	J13	J14	J15	J16						
J21	J22	J23	J24	J25	J26	J27	J28	J29	J30	J31	J32	J33	J34	J35	J36						
K01	K02	K03	K04	K05	K06	K07	K08	K09	K10	K11	K12	K13	K14	K15	K16						
K21	K22	K23	K24	K25	K26	K27	K28	K29	K30	K31	K32	K33	K34	K35	K36						
L01	L02	L03	L04	L05	L06	L07	L08	L09	L10	L11	L12	L13	L14	L15	L16						
L21	L22	L23	L24	L25	L26	L27	L28	L29	L30	L31	L32	L33	L34	L35	L36						
M01	M02	M03	M04	M05	M06	M07	M08	M09	M10	M11	M12	M13	M14	M15	M16						
M21	M22	M23	M24	M25	M26	M27	M28	M29	M30	M31	M32	M33	M34	M35	M36						
N01	N02	N03	N04	N05	N06	N07	N08	N09	N10	N11	N12	N13	N14	N15	N16						
N21	N22	N23	N24	N25	N26	N27	N28	N29	N30	N31	N32	N33	N34	N35	N36						
O01	O02	O03	O04	O05	O06	O07	O08	O09	O10	O11	O12	O13	O14	O15	O16						
O21	O22	O23	O24	O25	O26	O27	O28	O29	O30	O31	O32	O33	O34	O35	O36						
P01	P02	P03	P04	P05	P06	P07	P08	P09	P10	P11	P12	P13	P14	P15	P16						
P21	P22	P23	P24	P25	P26	P27	P28	P29	P30	P31	P32	P33	P34	P35	P36						
Q01	Q02	Q03	Q04	Q05	Q06	Q07	Q08	Q09	Q10	Q11	Q12	Q13	Q14	Q15	Q16						
Q21	Q22	Q23	Q24	Q25	Q26	Q27	Q28	Q29	Q30	Q31	Q32	Q33	Q34	Q35	Q36						
R01	R02	R03	R04	R05	R06	R07	R08	R09	R10	R11	R12	R13	R14	R15	R16						
R21	R22	R23	R24	R25	R26	R27	R28	R29	R30	R31	R32	R33	R34	R35	R36						
S01	S02	S03	S04	S05	S06	S07	S08	S09	S10	S11	S12	S13	S14	S15	S16						
S21	S22	S23	S24	S25	S26	S27	S28	S29	S30	S31	S32	S33	S34	S35	S36						
T01	T02	T03	T04	T05	T06	T07	T08	T09	T10	T11	T12	T13	T14	T15	T16						
T21	T22	T23	T24	T25	T26	T27	T28	T29	T30	T31	T32	T33	T34	T35	T36						
U01	U02	U03	U04	U05	U06	U07	U08	U09	U10	U11	U12	U13	U14	U15	U16						
U21	U22	U23	U24	U25	U26	U27	U28	U29	U30	U31	U32	U33	U34	U35	U36						
V01	V02	V03	V04	V05	V06	V07	V08	V09	V10	V11	V12	V13	V14	V15	V16						
V21	V22	V23	V24	V25	V26	V27	V28	V29	V30	V31	V32	V33	V34	V35	V36						

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S	T	U	V
A01	A02	A03	A04	A05	A06	A07	A08	A09	A10	A11	A12	A13	A14	A15	A16						
A21	A22	A23	A24	A25	A26	A27	A28	A29	A30	A31	A32	A33	A34	A35	A36						
B01	B02	B03	B04	B05	B06	B07	B08	B09	B10	B11	B12	B13	B14	B15	B16						
B21	B22	B23	B24	B25	B26	B27	B28	B29	B30	B31	B32	B33	B34	B35	B36						
C01	C02	C03	C04	C05	C06	C07	C08	C09	C10	C11	C12	C13	C14	C15	C16						
C21	C22	C23	C24	C25	C26	C27	C28	C29	C30	C31	C32	C33	C34	C35	C36						
D01	D02	D03	D04	D05	D06	D07	D08	D09	D10	D11	D12	D13	D14	D15	D16						
D21	D22	D23	D24	D25	D26	D27	D28	D29	D30	D31	D32	D33	D34	D35	D36						
E01	E02	E03	E04	E05	E06	E07	E08	E09	E10	E11	E12	E13	E14	E15	E16						
E21	E22	E23	E24	E25	E26	E27	E28	E29	E30	E31	E32	E33	E34	E35	E36						
F01	F02	F03	F04	F05	F06	F07	F08	F09	F10	F11	F12	F13	F14	F15	F16						
F21	F22	F23	F24	F25	F26	F27	F28	F29	F30	F31	F32	F33	F34	F35	F36						
G01	G02	G03	G04	G05	G06	G07	G08	G09	G10	G11	G12	G13	G14	G15	G16						
G21	G22	G23	G24	G25	G26	G27	G28	G29	G30	G31	G32	G33	G34	G35	G36						
H01	H02	H03	H04	H05	H06	H07	H08	H09	H10	H11	H12	H13	H14	H15	H16						
H21	H22	H23	H24	H25	H26	H27	H28	H29	H30	H31	H32	H33	H34	H35	H36						
I01	I02	I03	I04	I05	I06	I07	I08	I09	I10	I11	I12	I13	I14	I15	I16						
I21	I22	I23	I24	I25	I26	I27	I28	I29	I30	I31	I32	I33	I34	I35	I36						
J01	J02	J03	J04	J05	J06	J07	J08	J09	J10	J11	J12	J13	J14	J15	J16						
J21	J22	J23	J24	J25	J26	J27	J28	J29	J30	J31	J32	J33	J34	J35	J36						
K01	K02	K03	K04	K05	K06	K07	K08	K09	K10	K11	K12	K13	K14	K15	K16						
K21	K22	K23	K24	K25	K26	K27	K28	K29	K30	K31	K32	K33	K34	K35	K36						
L01	L02	L03	L04	L05	L06	L07	L08	L09	L10	L11	L12	L13	L14	L15	L16						
L21	L22	L23	L24	L25	L26	L27	L28	L29	L30	L31	L32	L33	L34	L35	L36						
M01	M02	M03	M04	M05	M06	M07	M08	M09	M10	M11	M12	M13	M14	M15	M16						
M21	M22	M23	M24	M25	M26	M27	M28	M29	M30	M31	M32	M33	M34	M35	M36						
N01	N02	N03	N04	N05	N06	N07	N08	N09	N10	N11	N12	N13	N14	N15	N16						
N21	N22	N23	N24	N25	N26	N27	N28	N29	N30	N31	N32	N33	N34	N35	N36						
O01	O02	O03	O04	O05	O06	O07	O08	O09	O10	O11	O12	O13	O14	O15	O16						
O21	O22	O23	O24	O25	O26	O27	O28	O29	O30	O31	O32	O33	O34	O35	O36						
P01	P02	P03	P04	P05	P06	P07	P08	P09	P10	P11	P12	P13	P14	P15	P16						
P21	P22	P23	P24	P25	P26	P27	P28	P29	P30	P31	P32	P33	P34	P35	P36						
Q01	Q02	Q03	Q04	Q05	Q06	Q07	Q08	Q09	Q10	Q11	Q12	Q13	Q14	Q15	Q16						
Q21	Q22	Q23	Q24	Q25	Q26	Q27	Q28	Q29	Q30	Q31	Q32	Q33	Q34	Q35	Q36						
R01	R02	R03	R04	R05	R06	R07	R08	R09	R10	R11	R12	R13	R14	R15	R16						
R21	R22	R23	R24	R25	R26	R27	R28	R29	R30	R31	R32	R33	R34	R35	R36						
S01	S02	S03	S04	S05	S06	S07	S08	S09	S10	S11	S12	S13	S14	S15	S16						
S21	S22	S23	S24	S25	S26	S27	S28	S29	S30	S31	S32	S33	S34	S35	S36						
T01	T02	T03	T04	T05	T06	T07	T08	T09	T10	T11	T12	T13	T14	T15	T16						
T21	T22	T23	T24	T25	T26	T27	T28	T29	T30												

PANEL 1... COMMON SECTION

A17 A18 A19 A20 A21 A22 A23 A24 A25 A26 A27 A28 A29 A30 A31 A32

R1C7 R1I1 W5C0 W5C0

A	U	SCANC-01KRTC	1SRSV+ 2SRSV+
B	E	SCANC-01KAL	
C	F	SCANC+	
D	H	SCANC-01AD07	1DLST+ 2DLST+
E	J	SCANI-	
F	K	SCANI-01KBTI	1PAR+ 2PAR+
G	L	SCANI+ 01KAC	
H	M	SCANI-	1STRDY 2STRDY
I	N	SCANI-01AC06	
J	P	SCAN2	1TRND+ 2TRND+
K	R	SCAN2+ 0-KBT2	
L	S	SCAN2- 01KAC	1XMT+ 2XMT+
M	T	0KSL4	
N	U	0KAC4 01AC05	1REC+ 2REC+
O	V		

U17 H1A B15 B20 B21 B22 B23 B24 B25 B26 B27 B28 B29 B30 B31 B32
R1C7 N1I1 R0I1 W5C0 W5C0

A	U	SCAN3- 01KAC1 01KAC3	3SRSV+ 4SRSV+
B	E	SCAN3 01KAC2 01KND	
C	F	SCAN3+ 01KND 01KAC4	
D	H	SCAN3- 01KAC 01KND	3DLST+ 4DLST+
E	J	0KSLU 01KAC	
F	K	0KSEL 01KAC	3PAR+ 4PAR+
G	L	0PCLM	
H	M	0PCLRC	3STRDY 4STRDY
I	N	01AD1 01GENB	
J	P	01VSL1	3TRND+ 4TRND+
K	R	01AD2 01IC	
L	S	01VSL2	3XMT+ 4XMT+
M	T	10P4	
N	U	10P4C 01I	3REC+ 4REC+
O	V		

TABLE II-13.

PANEL 2 PORT 2/LINE ADAPTOR 1

AC1	AC2	AC3	AC4	AC5	AC6	AC7	AC8	AC9	AC10	AC11	AC12	AC13	AC14	AC15	AC16
W2C1C	E1A4	R111	W501	R111	R201	R302	R111	R201	R205	R205	R205	R205	R205	R201	R205
A	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
B	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
C	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
D	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
E	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
F	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
G	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
H	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
I	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
J	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
K	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
L	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
M	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
N	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
O	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
P	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
Q	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
R	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
S	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
T	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
V	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U

B01	B02	B03	B04	B05	B06	B07	B08	B09	B10	B11	B12	B13	B14	B15	B16
-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----

W6C2	E1A4	W6C2	W501	W501	W501	W501	W501	W501	W501	W501	W501	W501	W501	W501	W501
------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

A	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
B	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
C	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
D	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
E	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
F	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
G	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
H	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
I	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
J	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
K	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
L	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
M	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
N	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
O	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
P	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
Q	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
R	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
S	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
T	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
V	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U

TABLE II-14.

PORT O/LINE ADAPTOR !

832832

A

TABLE II-15.

[illegible]

2	R123	A201	A201	A205	A205	P123	A123	B554	A123	B111
---	------	------	------	------	------	------	------	------	------	------

417	418	419	420	421	422	423	424	425	426	427	428	429	430	431	432
-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----

TABLE II-17.

FAVEL 4 ... PORT 2/LINE ACAPYCK 3

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S	T	U	V
A01	A02	A03	A04	A05	A06	A07	A08	A09	A10	A11	A12	A13	A14	A15	A16						
W010	W11A	W11B	W501	W111	W001	W302	W111	W701	W205	W205	W205	W205	W205	W201	W205						
30P102	30ND02	30ND04	30ND06	30ND08	30ND10	30ND12	30ND14	30ND16	30ND18	30ND20	30ND22	30ND24	30ND26	30ND28	30ND30						
30ND32	30ND34	30ND36	30ND38	30ND40	30ND42	30ND44	30ND46	30ND48	30ND50	30ND52	30ND54	30ND56	30ND58	30ND60	30ND62						
30ND64	30ND66	30ND68	30ND70	30ND72	30ND74	30ND76	30ND78	30ND80	30ND82	30ND84	30ND86	30ND88	30ND90	30ND92	30ND94						
30ND96	30ND98	30ND00	30ND02	30ND04	30ND06	30ND08	30ND10	30ND12	30ND14	30ND16	30ND18	30ND20	30ND22	30ND24	30ND26						
30ND28	30ND30	30ND32	30ND34	30ND36	30ND38	30ND40	30ND42	30ND44	30ND46	30ND48	30ND50	30ND52	30ND54	30ND56	30ND58						
30ND60	30ND62	30ND64	30ND66	30ND68	30ND70	30ND72	30ND74	30ND76	30ND78	30ND80	30ND82	30ND84	30ND86	30ND88	30ND90						
30ND92	30ND94	30ND96	30ND98	30ND00	30ND02	30ND04	30ND06	30ND08	30ND10	30ND12	30ND14	30ND16	30ND18	30ND20	30ND22						
30ND24	30ND26	30ND28	30ND30	30ND32	30ND34	30ND36	30ND38	30ND40	30ND42	30ND44	30ND46	30ND48	30ND50	30ND52	30ND54						
30ND56	30ND58	30ND60	30ND62	30ND64	30ND66	30ND68	30ND70	30ND72	30ND74	30ND76	30ND78	30ND80	30ND82	30ND84	30ND86						
30ND88	30ND90	30ND92	30ND94	30ND96	30ND98	30ND00	30ND02	30ND04	30ND06	30ND08	30ND10	30ND12	30ND14	30ND16	30ND18						
30ND20	30ND22	30ND24	30ND26	30ND28	30ND30	30ND32	30ND34	30ND36	30ND38	30ND40	30ND42	30ND44	30ND46	30ND48	30ND50						
30ND52	30ND54	30ND56	30ND58	30ND60	30ND62	30ND64	30ND66	30ND68	30ND70	30ND72	30ND74	30ND76	30ND78	30ND80	30ND82						
30ND84	30ND86	30ND88	30ND90	30ND92	30ND94	30ND96	30ND98	30ND00	30ND02	30ND04	30ND06	30ND08	30ND10	30ND12	30ND14						
30ND16	30ND18	30ND20	30ND22	30ND24	30ND26	30ND28	30ND30	30ND32	30ND34	30ND36	30ND38	30ND40	30ND42	30ND44	30ND46						
30ND48	30ND50	30ND52	30ND54	30ND56	30ND58	30ND60	30ND62	30ND64	30ND66	30ND68	30ND70	30ND72	30ND74	30ND76	30ND78						
30ND80	30ND82	30ND84	30ND86	30ND88	30ND90	30ND92	30ND94	30ND96	30ND98	30ND00	30ND02	30ND04	30ND06	30ND08	30ND10						
30ND12	30ND14	30ND16	30ND18	30ND20	30ND22	30ND24	30ND26	30ND28	30ND30	30ND32	30ND34	30ND36	30ND38	30ND40	30ND42						
30ND44	30ND46	30ND48	30ND50	30ND52	30ND54	30ND56	30ND58	30ND60	30ND62	30ND64	30ND66	30ND68	30ND70	30ND72	30ND74						
30ND76	30ND78	30ND80	30ND82	30ND84	30ND86	30ND88	30ND90	30ND92	30ND94	30ND96	30ND98	30ND00	30ND02	30ND04	30ND06						
30ND08	30ND10	30ND12	30ND14	30ND16	30ND18	30ND20	30ND22	30ND24	30ND26	30ND28	30ND30	30ND32	30ND34	30ND36	30ND38						
30ND40	30ND42	30ND44	30ND46	30ND48	30ND50	30ND52	30ND54	30ND56	30ND58	30ND60	30ND62	30ND64	30ND66	30ND68	30ND70						
30ND72	30ND74	30ND76	30ND78	30ND80	30ND82	30ND84	30ND86	30ND88	30ND90	30ND92	30ND94	30ND96	30ND98	30ND00	30ND02						
30ND04	30ND06	30ND08	30ND10	30ND12	30ND14	30ND16	30ND18	30ND20	30ND22	30ND24	30ND26	30ND28	30ND30	30ND32	30ND34						
30ND36	30ND38	30ND40	30ND42	30ND44	30ND46	30ND48	30ND50	30ND52	30ND54	30ND56	30ND58	30ND60	30ND62	30ND64	30ND66						
30ND68	30ND70	30ND72	30ND74	30ND76	30ND78	30ND80	30ND82	30ND84	30ND86	30ND88	30ND90	30ND92	30ND94	30ND96	30ND98						
30ND00	30ND02	30ND04	30ND06	30ND08	30ND10	30ND12	30ND14	30ND16	30ND18	30ND20	30ND22	30ND24	30ND26	30ND28	30ND30						
30ND32	30ND34	30ND36	30ND38	30ND40	30ND42	30ND44	30ND46	30ND48	30ND50	30ND52	30ND54	30ND56	30ND58	30ND60	30ND62						
30ND64	30ND66	30ND68	30ND70	30ND72	30ND74	30ND76	30ND78	30ND80	30ND82	30ND84	30ND86	30ND88	30ND90	30ND92	30ND94						
30ND96	30ND98	30ND00	30ND02	30ND04	30ND06	30ND08	30ND10	30ND12	30ND14	30ND16	30ND18	30ND20	30ND22	30ND24	30ND26						
30ND28	30ND30	30ND32	30ND34	30ND36	30ND38	30ND40	30ND42	30ND44	30ND46	30ND48	30ND50	30ND52	30ND54	30ND56	30ND58						
30ND60	30ND62	30ND64	30ND66	30ND68	30ND70	30ND72	30ND74	30ND76	30ND78	30ND80	30ND82	30ND84	30ND86	30ND88	30ND90						
30ND92	30ND94	30ND96	30ND98	30ND00	30ND02	30ND04	30ND06	30ND08	30ND10	30ND12	30ND14	30ND16	30ND18	30ND20	30ND22						
30ND24	30ND26	30ND28	30ND30	30ND32	30ND34	30ND36	30ND38	30ND40	30ND42	30ND44	30ND46	30ND48	30ND50	30ND52	30ND54						
30ND56	30ND58	30ND60	30ND62	30ND64	30ND66	30ND68	30ND70	30ND72	30ND74	30ND76	30ND78	30ND80	30ND82	30ND84	30ND86						
30ND88	30ND90	30ND92	30ND94	30ND96	30ND98	30ND00	30ND02	30ND04	30ND06	30ND08	30ND10	30ND12	30ND14	30ND16	30ND18						
30ND20	30ND22	30ND24	30ND26	30ND28	30ND30	30ND32	30ND34	30ND36	30ND38	30ND40	30ND42	30ND44	30ND46	30ND48	30ND50						
30ND52	30ND54	30ND56	30ND58	30ND60	30ND62	30ND64	30ND66	30ND68	30ND70	30ND72	30ND74	30ND76	30ND78	30ND80	30ND82						
30ND84	30ND86	30ND88	30ND90	30ND92	30ND94	30ND96	30ND98	30ND00	30ND02	30ND04	30ND06	30ND08	30ND10	30ND12	30ND14						
30ND16	30ND18	30ND20	30ND22	30ND24	30ND26	30ND28	30ND30	30ND32	30ND34	30ND36	30ND38	30ND40	30ND42	30ND44	30ND46						
30ND48	30ND50	30ND52	30ND54	30ND56	30ND58	30ND60	30ND62	30ND64	30ND66	30ND68	30ND70	30ND72	30ND74	30ND76	30ND78						
30ND80	30ND82	30ND84	30ND86	30ND88	30ND90	30ND92	30ND94	30ND96	30ND98	30ND00	30ND02	30ND04	30ND06	30ND08	30ND10						
30ND12	30ND14	30ND16	30ND18	30ND20	30ND22	30ND24	30ND26	30ND28	30ND30	30ND32	30ND34	30ND36	30ND38	30ND40	30ND42						
30ND44	30ND46	30ND48	30ND50	30ND52	30ND54	30ND56	30ND58	30ND60	30ND62	30ND64	30ND66	30ND68	30ND70	30ND72	30ND74						
30ND76	30ND78	30ND80	30ND82	30ND84	30ND86	30ND88	30ND90	30ND92	30ND94	30ND96	30ND98	30ND00	30ND02	30ND04	30ND06						
30ND08	30ND10	30ND12	30ND14	30ND16	30ND18	30ND20	30ND22	30ND24	30ND26	30ND28	30ND30	30ND32	30ND34	30ND36	30ND38						
30ND40	30ND42	30ND44	30ND46	30ND48	30ND50	30ND52	30ND54	30ND56	30ND58	30ND60	30ND62	30ND64	30ND66	30ND68	30ND70						
30ND72	30ND74	30ND76	30ND78	30ND80	30ND82	30ND84	30ND86	30ND88	30ND90	30ND92	30ND94	30ND96	30ND98	30ND00	30ND02						
30ND04	30ND06	30ND08	30ND10	30ND12	30ND14	30ND16	30ND18	30ND20	30ND22	30ND24	30ND26	30ND28	30ND30	30ND32	30ND34						
30ND36	30ND38	30ND40	30ND42	30ND44	30ND46	30ND48	30ND50	30ND52	30ND54	30ND56	30ND58	30ND60	30ND62	30ND64	30ND66						
30ND68	30ND70	30ND72	30ND74	30ND76	30ND78	30ND80	30ND82	30ND84	30ND86	30ND88	30ND90	30ND92	30ND94	30ND96	30ND98						
30ND00	30ND02	30ND04	30ND06	30ND08	30ND10	30ND12	30ND14	30ND16	30ND18	30ND20	30ND22	30ND24	30ND26	30ND28	30ND30						
30ND32	30ND34	30ND36	30ND38	30ND40	30ND42	30ND44	30ND46	30ND48	30ND50	30ND52	30ND54	30ND56	30ND58	30ND60	30ND62						
30ND64	30ND66	30ND68	30ND70	30ND72	30ND74	30ND76	30ND78	30ND80	30ND82	30ND84	30ND86	30ND88	30ND90	30ND92	30ND94						
30ND96	30ND98	30ND00	30ND02	30ND04	30ND06	30ND08	30ND10	30ND12	30ND14	30ND16	30ND18	30ND20	30ND22	30ND24	30ND26						
30ND28	30ND30	30ND32	30ND34	30ND36	30ND38	30ND40	30ND42	30ND44	30ND46	30ND48	30ND50	30ND52	30ND54	30ND56	30ND58						
30ND60	30ND62	30ND64	30ND66	30ND68	30ND70	30ND72	30ND74	30ND76	30ND78	30ND80	30ND82	30ND84	30ND86	30ND88	30ND90						
30ND92	30ND94	30ND96	30ND98	30ND00	30ND02	30ND04	30ND06	30ND08	30ND10	30ND12	30ND14	30ND16	30ND18	30ND20	30ND22						
30ND24	30ND26	30ND28	30ND30	30ND32	30ND34	30ND36	30ND38	30ND40	30ND42	30ND44	30ND46	30ND48	30ND50	30ND52	30ND54						
30ND56	30ND58	30ND60	30ND62	30ND64	30ND66	30ND68	30ND70	30ND72	30ND74	30ND76	30ND78	30ND80	30ND82	30ND84	30ND86						
30ND88	30ND90	30ND92	30ND94	30ND96	30ND98	30ND00	30ND02	30ND04	30ND06	30ND08	30ND10	30ND12	30ND14	30ND16	30ND18						
30ND20	30ND22	30ND24	30ND26	30ND28	30ND30	30ND32	30ND34	30ND36	30ND38	30ND40	30ND42	30ND44	30ND46	30ND48	30ND50						
30ND52	30ND54	30ND56	30ND58	30ND60	30ND62	30ND64	30ND66	30ND68	30ND70	30ND72	30ND74	30ND76	30ND78	30ND80	30ND82						
30ND84	30ND86	30ND88	30ND90	30ND92	30ND94	30ND96	30ND98	30ND00	30ND02	30ND04	30ND06	30ND08	30ND10	30ND12	30ND14						
30ND16	30ND18	30ND20	30ND22	30ND24	30ND26	30ND28	30ND30	30ND32	30ND34	30ND36											

1	1.00	100	100	100	100	100	100	100	100
2	1.00	100	100	100	100	100	100	100	100
3	1.00	100	100	100	100	100	100	100	100
4	1.00	100	100	100	100	100	100	100	100
5	1.00	100	100	100	100	100	100	100	100
6	1.00	100	100	100	100	100	100	100	100
7	1.00	100	100	100	100	100	100	100	100
8	1.00	100	100	100	100	100	100	100	100
9	1.00	100	100	100	100	100	100	100	100
10	1.00	100	100	100	100	100	100	100	100
11	1.00	100	100	100	100	100	100	100	100
12	1.00	100	100	100	100	100	100	100	100
13	1.00	100	100	100	100	100	100	100	100
14	1.00	100	100	100	100	100	100	100	100
15	1.00	100	100	100	100	100	100	100	100
16	1.00	100	100	100	100	100	100	100	100
17	1.00	100	100	100	100	100	100	100	100
18	1.00	100	100	100	100	100	100	100	100
19	1.00	100	100	100	100	100	100	100	100
20	1.00	100	100	100	100	100	100	100	100
21	1.00	100	100	100	100	100	100	100	100
22	1.00	100	100	100	100	100	100	100	100
23	1.00	100	100	100	100	100	100	100	100
24	1.00	100	100	100	100	100	100	100	100
25	1.00	100	100	100	100	100	100	100	100
26	1.00	100	100	100	100	100	100	100	100
27	1.00	100	100	100	100	100	100	100	100
28	1.00	100	100	100	100	100	100	100	100
29	1.00	100	100	100	100	100	100	100	100
30	1.00	100	100	100	100	100	100	100	100
31	1.00	100	100	100	100	100	100	100	100
32	1.00	100	100	100	100	100	100	100	100
33	1.00	100	100	100	100	100	100	100	100
34	1.00	100	100	100	100	100	100	100	100
35	1.00	100	100	100	100	100	100	100	100
36	1.00	100	100	100	100	100	100	100	100
37	1.00	100	100	100	100	100	100	100	100
38	1.00	100	100	100	100	100	100	100	100
39	1.00	100	100	100	100	100	100	100	100
40	1.00	100	100	100	100	100	100	100	100
41	1.00	100	100	100	100	100	100	100	100
42	1.00	100	100	100	100	100	100	100	100

[illegible]

TABLE II-18.

[illegible]

TABLE II-19.

A	35RSV+	3ULCL	3JPMU+	3QUS+	3EP2	3CIN1	3SCAN1	10P4	3GND59	3GND61	
B	34SYN+	3SCAN-	3KXND	3C1SU+	3RD+	3ELNE	3SCAN2	3ENL-	3JMP59	3LUCL	3FR1+
C	35NDND	35NDND	3CAXT	3AMT-	3UTSY+	3ELCLCK	3ENL-	3INVPK			
D	3SCANV	3SCAN1	35KCV	3AMT-	3FAZR	3ADAC	3ENL-				
E	35RSV+	35NDND	3KXND	3FR2+	3EP2	3KSL3	3SCAN1	3ZPUSH	3GND59	3FR2+	3CFR2+
F	35RSV+	35NDND	3KXND	3FR2+	3EP2	3KSL3	3SCAN1	3ZPUSH	3FR2+	3FR2+	3CFR2+
G	35RSV+	35NDND	3KXND	3FR2+	3EP2	3KSL3	3SCAN1	3ZPUSH	3FR2+	3FR2+	3CFR2+
H	35RSV+	35NDND	3KXND	3FR2+	3EP2	3KSL3	3SCAN1	3ZPUSH	3FR2+	3FR2+	3CFR2+
I	35RSV+	35NDND	3KXND	3FR2+	3EP2	3KSL3	3SCAN1	3ZPUSH	3FR2+	3FR2+	3CFR2+
J	35RSV+	35NDND	3KXND	3FR2+	3EP2	3KSL3	3SCAN1	3ZPUSH	3FR2+	3FR2+	3CFR2+
K	35RSV+	35NDND	3KXND	3FR2+	3EP2	3KSL3	3SCAN1	3ZPUSH	3FR2+	3FR2+	3CFR2+
L	35RSV+	35NDND	3KXND	3FR2+	3EP2	3KSL3	3SCAN1	3ZPUSH	3FR2+	3FR2+	3CFR2+
M	35RSV+	35NDND	3KXND	3FR2+	3EP2	3KSL3	3SCAN1	3ZPUSH	3FR2+	3FR2+	3CFR2+
N	35RSV+	35NDND	3KXND	3FR2+	3EP2	3KSL3	3SCAN1	3ZPUSH	3FR2+	3FR2+	3CFR2+
O	35RSV+	35NDND	3KXND	3FR2+	3EP2	3KSL3	3SCAN1	3ZPUSH	3FR2+	3FR2+	3CFR2+
P	35RSV+	35NDND	3KXND	3FR2+	3EP2	3KSL3	3SCAN1	3ZPUSH	3FR2+	3FR2+	3CFR2+
Q	35RSV+	35NDND	3KXND	3FR2+	3EP2	3KSL3	3SCAN1	3ZPUSH	3FR2+	3FR2+	3CFR2+
R	35RSV+	35NDND	3KXND	3FR2+	3EP2	3KSL3	3SCAN1	3ZPUSH	3FR2+	3FR2+	3CFR2+
S	35RSV+	35NDND	3KXND	3FR2+	3EP2	3KSL3	3SCAN1	3ZPUSH	3FR2+	3FR2+	3CFR2+
T	35RSV+	35NDND	3KXND	3FR2+	3EP2	3KSL3	3SCAN1	3ZPUSH	3FR2+	3FR2+	3CFR2+
U	35RSV+	35NDND	3KXND	3FR2+	3EP2	3KSL3	3SCAN1	3ZPUSH	3FR2+	3FR2+	3CFR2+
V	35RSV+	35NDND	3KXND	3FR2+	3EP2	3KSL3	3SCAN1	3ZPUSH	3FR2+	3FR2+	3CFR2+

[illegible]

TABLE II-20.

PANEL 3 ...

432132

100

TABLE II-21.

APPENDIX III

PDP-8/201A LINE ADAPTOR INTERFACE
FOR USE WITH A
PDP-8 WITHOUT USING THE DATA-BREAK FACILITY

APPENDIX III

TABLE OF CONTENTS

	<u>Page</u>
Pseudo Data-Break Control.....	III-2
Control Gating.....	III-2
BUF Register.....	III-2
BUF Gating.....	III-2
SDR Register... ..	III-7
Device Select Code.....	III-7
Device Selection Gating.....	III-7
Interrupt Control.....	III-11
Extended Accumulator Control.....	III-11
Accumulator Input Gating.....	III-11
Extended Accumulator Buffers.....	III-11
Miscellaneous Circuits.....	III-16
Cable Layout.....	III-16
Module Utilization.....	III-16

APPENDIX III

LIST OF DIAGRAMS

<u>Diagram</u>		<u>Page</u>
III-1	Pseudo Data-Break Control.....	III-3
III-2	Control Gating.....	III-4
III-3	BUF Register.....	III-5
III-4	BUF Gating.....	III-6
III-5	SDR Register.....	III-8
III-6	Device Select Code.....	III-9
III-7	Device Selection Gating.....	III-10
III-8	Interrupt Control.....	III-12
III-9	Extended Accumulator Control.....	III-13
III-10	Accumulator Input Gating.....	III-14
III-11	Extended Accumulator Buffers.....	III-15
III-12	Miscellaneous Circuits.....	III-17
III-13	Cable Layout.....	III-18

APPENDIX III

LIST OF TABLES

<u>Table</u>		<u>Page</u>
III-1	Buffered Accumulator Outputs.....	III-19
III-2	Accumulator Inputs.....	III-20
III-3	Timing Control Signals.....	III-21
III-4	Programmed Input/Output Control.....	III-22
III-5	Panel 1 - Common Section (without Data-Break).....	III-23
III-6	Panel 1 - Common Section (without Data-Break).....	III-24
III-7	Panel 2 - Port 0/Line Adaptor # (without Data-Break).....	III-25
III-8	Panel 2 - Port)/Line Adaptor # (without Data-Break).....	III-26

PDP-8/201A LINE ADAPTOR INTERFACE
FOR USE WITH A
PDP-8 WITHOUT USING THE DATA-BREAK FACILITY

The only difference between this version of the 201A communication adaptor and the basic 201A communication adaptor presented in Appendix I is that it uses a character buffer internal to the 201A line adaptor interface instead of using the data break facility and PDP-8 core buffers. This necessitates the addition of control circuitry to transfer characters between the SDR register and this internal buffer (BUF) and additional micro-instructions to read, write, and clear BUF. The additional device code for the set of IOTs is taken to be the fourth in the set used by 201A communication adaptor (see Programming and Control Considerations).

This set of IOTs is defined as follows:

Read Character Buffer (6XX1)

This micro-instruction causes the contents of the 201A line adaptor character buffer to be logically ORed to the accumulator.

Clear Character Buffer (6XX2)

This micro-instruction causes the 201A line adaptor character buffer to be cleared.

Write Character Buffer (6XX4)

This micro-instruction causes the contents of the PDP-8 accumulator to be loaded into the 201A line adaptor character buffer (BUF).

In order to use the same basic 201A line adaptor, the data break control signals were simulated, except that the transfer is to and from BUF instead of core. The remainder of the Appendix presents the detailed logic circuits with a brief description of their function.

Pseudo Data-Break Control (Diagram III-1)

Through the #BKRQ flip-flop, the line adaptor initiates the transfer to or from the SDR register from or to the BUF register. When #BKRQ is set, the direction of transfer is specified by the DICTL signal. The #BKRQ flip-flop is cleared by the first BT1 pulse after it is set. The next BT1 pulse is used to generate the #BRKDN signal which causes the reading or strobing of the BUF register. The #BRKQ flip-flop is set each time the frame counter overflows while in the text state and when the line adaptor first enters the transmit state to fetch the first character to be transmitted. All of the logic in Diagram III-1 is in Bay 2 of the interface.

Control Gating (Diagram III-2)

The PDP-8's address-accepted signal is simulated by the ADRAC flip-flop, and the buffered-break signal is effected by the BBRK flip-flop. The sequencing through the states effected by BBRK and ADRAC is accomplished by the BT1, and BT2 pulses. The BUF register is cleared by a PDP-8 power clear signal, an explicit IOT, and by the interface before it loads the SDR register into it. The signal used to load the SDR register into BUF is READ, while LOAD is generated by the IOT used to write or load BUF from the PDP-8 accumulator.

BUF Register (Diagram III-3)

Diagram III-3 shows the internal buffer register.

BUF Gating (Diagram III-4)

Diagram III-4 shows the drivers and control gating necessary to load the BUF register into the PDP-8 accumulator.




Diagram III-1. PSEUDO DATA BREAK CONTROL







Diagram III-2. CONTROL GATING






Diagram III-4. BUF GATING

SDR Register (Diagram III-5)

Diagram III-5 is a revision of Diagram 1, described in the report, to reflect the loading of the SDR register from BUF instead from the buffered memory buffer.

Device Select Code (Diagram III-6)

The device select code is a two octal digit number which selects an external device during an input/output operation. The device code appears in positions 3 through 8 of the memory buffer during an IOT instruction, alerting the external device when it is being selected.

This version of the 201A L.A. has associated with it four separate device codes as discussed above. In order to specify the four devices it is sufficient, because of the aforementioned requirements, to define only a four-bit number which appears in positions 3-6 of the M.B. during an IOT instruction. This number must also be realized in the hardware, and this is accomplished via an R002 diode module.

Thus to specify the desired set of devices codes the appropriate diodes are removed. For example, using the set 40,41,42,43, as before, the diodes connected to pins E, H, L, and P must be removed.

The remainder of Diagram III-6 shows the gating necessary to obtain the signals to identify each of the devices.

Device Selection Gating (Diagram III-7)

The gates shown in Diagram III-7 are located in Bay 2 and provide the signals to differentiate between Control Word 1 and Control Word 2 operation.





Diagram III-5. SDR REGISTER







Diagram III-7. DEVICE SELECTION GATING

Interrupt Control (Diagram III-8)

Every time a character is transferred between the 201A L.A. and the BUF register, a character service flag (#SRSV) is set, as described before.

This flag in turn sets the appropriate flag, transmit (XINT) or receive (RINT), which causes an interrupt request. If interrupts are enabled in the PDP-8, a program interrupt is generated. Via the appropriate IOT micro-instruction, the program can identify the device causing the interrupt. The SKIP signal will be generated and a program skip forced if this IOT is executed. It is the program's responsibility to clear the interrupt after it is identified, and the remainder of the gates allow for this.

Extended Accumulator Control (Diagram III-9)

In order to provide the IOT structure described under Programming and Control Considerations, the extended accumulation (EAC) buss was implemented. The full power of the EAC is not realized until there are multiple devices using the buss, since it provides the mechanism for multiple inputs to the PDP-8 AC. Diagram III-9 shows the gating necessary to generate the SKIP signal on a skip under mask IOT.

Accumulator Input Gating (Diagram III-10)

Diagram III-10 shows the buffers which gate the EAC buss onto the AC buss. For other devices to use the EAC buss, they need provide only the appropriate input to the ENBL gate and the gates for the EAC buss.

Extended Accumulator Buffers (Diagram III-11)

Diagram III-11 shows a set of buffers necessary to accomplish the inversion to gate the EAC onto the AC. The clamped loads for the EAC buss are also indicated.




Diagram III-8. INTERRUPT CONTROL




Diagram III-9. EXTENDED ACCUMULATOR CONTROL




Diagram III-10. ACCUMULATOR INPUT GATING




Diagram III-11. EXTENDED ACCUMULATOR BUFFERS

Miscellaneous Circuits (Diagram III-12)

Diagram III-12 is best described as the left-over circuits without a logical home.

Cable Layout (Diagram III-13)

The input/output cables for this version of the 201A line adaptor are shown in Diagram III-13. The correspondence between signal names, module positions, and pin connections for the 201A line adaptor and the PDP-8 are given in Tables III-1 through III-4.

Module Utilization (Tables III-5 through III-8)

Tables III-5 through III-8 give the module utilization for this version of the 201A line adaptor. In addition to the module utilization, a complete signal name map is also shown (Tables III-5 through III-8).

III-17




Diagram III-12. MISCELLANEOUS CIRCUITS

	01	02	03	04	05	06
D	BAC00	BMB00	AC00			
E	BAC01	BMB01	AC01			
F	BAC02	BMB02	AC02			
H	BAC03	BMB03-	AC03			
J	BAC04	BMB03	AC04			
K	BAC05	BMB04-	AC05			
L	BAC06	BMB04	AC06			
M	BAC07	BMB05-	AC07			
N	BAC08	BMB05	AC08			
P						
R						
S						
T						
U						
V						

'A'

	01	02	03	04	05	06
D	BAC09	BMB06-	AC09			
E	BAC10	BMB06	AC10			
F	BAC11	BMB07-	AC11			
H	IOP1	BMB07	SKIP			
J	IOP2	BMB08-	INTREQ			
K	IOP4C	BMB08	--			
L	BT1C	BMB09	--			
M	BT2A	BMB10	--			
N	BPCCLRC	BML11	--			
P						
R						
S						
T						
U						
V						

'B'

Diagram III-13. CABLE LAYOUT

TABLE III-1

BUFFERED ACCUMULATOR OUTPUTS

















































201A LINE ADAPTOR			PDP-8		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A01D, A02D	BAC00			BAC0	ME34D
A01E, A02E	BAC01			BAC1	ME34E
A01H, A02H	BAC02			BAC2	ME34H
A01K, A02K	BAC03			BAC3	ME34K
A01M, A02M	BAC04			BAC4	ME34M
A01P, A02P	BAC05			BAC5	ME34P
A01S, A02S	BAC06			BAC6	ME34S
A01T, A02T	BAC07			BAC7	ME34T
A01V, A02V	BAC08			BAC8	ME34V
B01D, B02D	BAC09			BAC9	MF34D
B01E, B02E	BAC10			BAC10	MF34E
B01H, B02H	BAC11			BAC11	MF34H

TABLE III-2

ACCUMULATOR INPUTS

201A LINE ADAPTOR			PDP-8		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A05D, A06D	AC00			AC0	PE2D
A05E, A06E	AC01			AC1	PE2E
A05H, A06H	AC02			AC2	PE2H
A05K, A06K	AC03			AC3	FE2K
A05M, A06M	AC04			AC4	PE2M
A05P, A06P	AC05			AC5	PE2P
A05S, A06S	AC06			AC6	PE2S
A05T, A06T	AC07			AC7	PE2T
A05V, A06V	AC08			AC8	PE2V
B05D, B06D	AC09			AC9	PF2D
B05E, B06E	AC10			AC10	PF2E
B05H, B06H	AC11			AC11	PF2H

*Note: Collector of Grounded-Emitter Transistor

TABLE III-3

TIMING CONTROL SIGNALS

201A LINE ADAPTOR			PDP-8		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
B01S, B02S	BT1C	→	→	BT1	MF34S
B01T, B02T	BT2A	→	→	BT2A	MF34T
B01V, B02V	BPCLRC	→	→	B POWER CLEAR	MF34V

TABLE III-4
PROGRAMMED INPUT/OUTPUT CONTROL

201A LINE ADAPTOR			PDP-8		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
B05H, B06M	INTREQ	*1 —◇	*1 —◇	INTERRUPT REQUEST	PF2M
B05K, B06K	SKIP	*1 —◇	*1 —◇	SKIP	PF2K
B01K, B02K	IOP1	—▶	—▶	IOP1	MF34K
B01M, B02M	IOP2	—▶	—▶	IOP2	MF34M
B01P, B02P	IOP4C	—▶	—▶	IOP4	MF34P

*Note: Collector of Grounded-Emitter Transistor.

PANEL 1 ...

[illegible]

R111	R001	R111	R107	R141	R107
RM007	TSTSKP	10P2	BAC05-	TSTSKP	EAC06-
RM008	SKIP1	ENBL	BAC06-	BAC06-	EAC06-
CEVND03	CTM00	SKIP ¹	3AC07-	EAC06-	EAC07-
NEVSL0	SKIP2	SKIP	3AC07	BAC07-	EAC07-
DEVSL0	CTM00	SKIP	BAC08-	EAC07-	EAC08-
3MB07	SKIP3	XINT+	PAC0A	BAC0A-	EAC0A-
RM008-	GRPSL	10P1	BAC09-	EAC08-	EAC09-
DEVND1	DEVND0	SKIP2	BAC09	BAC09-	EAC09-
DEVSL1	GRPSFL	SKIP	BAC10-	EAC09-	EAC10-
DEVSL1	DEVND1		BAC10	BAC10-	EAC10-
RM007-	GRPSL	XINT+	3AC11-	EAC10-	EAC11-
RM008	DEVND2	10P2	BAC11	BAC11-	EAC11-
DEVND2	DEVSL2	SKIP3	ENBL	EAC11	BAC11
DEVSL2	ENBLNO	SKIP	DEVSL1	GM0815	BAC09-
DEVSL2			ENBLNO	GM0815	

TABLE III-5.

PANEL 1 ... COMMON SECTION (WIT4OUT DATA BREAK)

	A17	A18	A19	A20	A21	A22	A23	A24	A25	A26	A27	A28	A29	A30	A31	A32
R123	R202	R205	R205	R205	R205	R205	R205	R205	R205							
A	FAC00-	TOP4	LOAD	LOAD	LOAD	LOAD	LOAD	LOAD	LOAD							
B	FAC01-	DEVSL0	BUF00-	BUF02-	BUF04-	BUF06-	BUF08-	BUF10-								
C	LOAC-	BPCLR	CLEAR	CLEAR	CLEAR	CLEAR	CLEAR	CLEAR								
D	AC03		#SR00-	#SR02-	#SR04-	#SR06-	#SR08-	#SR10-								
E	AC01	XINT+	BUF03+	BUF02+	BUF04+	BUF06+	BUF08+	BUF10+								
F	AC02-	#SRSV-	BAC00	BAC02	BAC04	BAC06	BAC08	BAC10								
G	AC03-	#XNT-	RAC00-	BAC02-	RAC04-	BAC06-	BAC08-	BAC10-								
H	LOAC-		READ	READ	READ	READ	READ	READ								
I	AC02	TOP4	LOAD	LOAD	LOAD	LOAD	LOAD	LOAD								
J	AC03	DEVSL0	BUF01+	BUF03+	BUF05+	BUF07+	BUF09+	BUF11+								
K	AC04-	BPCLR	BUF01-	BUF03-	BUF05-	BUF07-	BUF09-	BUF11-								
L	AC04-		#SR01-	#SR03-	#SR05-	#SR07-	#SR09-	#SR11-								
M	LDAC-	RINT+	RAC01	BAC03	RAC05	RAC07	RAC09	BAC11								
N	AC04	#SRSV-	RAC01-	BAC03-	RAC05-	RAC07-	BAC09-	RAC11-								
O	AC05	#REC-	READ	READ	READ	READ	READ	READ								

#XNT+
#REC+
#SRSV+
#DLST+
#PAR+
#BET+C+
#IFND+
#STRDY
#THRD+
#RING
#CARDY

B17	B18	B19	B20	B21	B22	B23	B24	B25	B26	B27	B28	B29	B30	B31	B32
R123	W032	R111	R331	R111	R107	R202	R123	R123							

A	FAC06-	EAC00	TOP4C	GRPSEL	BMS07-	CTWD3	RT1	BUF00+	BUF06+
B	FAC07-	EAC01	CTWD3	DEVND3	BMS08-	DEVSL3	ADMAC-	BUF01+	BUF07+
C	LOAC-	EAC02		#REC+	DEVND3	WRITE-	BPCLR	WRITE+	WRITE+
D	AC06	EAC03	CLRND	CLRND	DEVSL3	WRITE-	ADMAC-	AC00	AC04
E	AC07	EAC04	BRRK+	BRRK+	DEVSL3	BT1	ADMAC-	AC01	AC07
F	AC08-	EAC05	RT2A	REDND	TOP1	BT1C	RT1	BUF03+	BUF08+
G	FAC09-	FAC05	ADMAC+	#REC+	CTWD3	RT2	BKRW	BUF03+	BUF09+
H	LDAC-	FAC07	CLRND	RCOND	WRITE-	BT2A	BT2	WRITE+	WRITE+
I	AC08	FAC08	CLFAR		WRITE-	BT2	BKRW	AC02	AC08
J	AC09	FAC09			WRITE-	BPCLRC	BPCLR	AC03	AC09
K	EAC10-	EAC10	TOP2	TOP4C	CTWD3		BKRW	BUF04+	BUF10+
L	EAC11-	FAC11	CTWD3	CTWD3			BKRW	BUF05+	BUF11+
M	LDAC-	DIAD11		LOAD	BT1C	BT2	BKRW	WRITE+	WRITE+
N	AC10	DICTL	CLEAR	LOAD	BT2	AC04	BT2	AC04	AC10
O	AC11			LOAD	REND	AC05	ADMAC-	AC05	AC11

TABLE III-6.

© 2000 Blackwell Science Ltd *Journal of Internal Medicine* 247: 395–401

TABLE III-7.

PANEL 2 ... PORT O/LINE ADAPTOR 8 (WITHOUT DATA GREAM)

	A17	A18	A19	A20	A21	A22	A23	A24	A25	A26	A27	A28	A29	A30	A31	A32
R202																
A																
B																
C																
D																
E																
F																
G																
H																
I																
J																
K																
L																
M																
N																
O																
P																
Q																
R																
S																
T																
U																
V																

017 018 019 020 021 022 023 024 025 026 027 028 029 030 031 032

A																
B																
C																
D																
E																
F																
G																
H																
I																
J																
K																
L																
M																
N																
O																
P																
Q																
R																
S																
T																
U																
V																

TABLE III-8.

DOCUMENT CONTROL DATA - R&D

(Security classification of title, body of abstract and indexing annotation must be entered when the overall report is classified)

1. ORIGINATING ACTIVITY (Corporate author) THE UNIVERSITY OF MICHIGAN CONCOMP PROJECT		2a. REPORT SECURITY CLASSIFICATION Unclassified	
		2b. GROUP	
3. REPORT TITLE A 201A DATA COMMUNICATION ADAPTOR FOR THE PDP-8: PRELIMINARY ENGINEERING DESIGN REPORT			
4. DESCRIPTIVE NOTES (Type of report and inclusive dates) Technical Report			
5. AUTHOR(S) (Last name, first name, initial) WOOD, David E.			
6. REPORT DATE February 1968		7a. TOTAL NO. OF PAGES 134	7b. NO. OF REFS
8a. CONTRACT OR GRANT NO. DA-49-083 OSA-3050 a. PROJECT NO.		8a. ORIGINATOR'S REPORT NUMBER(S) Memorandum 15	
c. d.		8b. OTHER REPORT NO(S) (Any other numbers that may be assigned this report)	
9. AVAILABILITY/LIMITATION NOTICES Qualified requesters may obtain copies of this report from DDC.			
11. SUPPLEMENTARY NOTES		12. SPONSORING MILITARY ACTIVITY Advanced Research Projects Agency	
13. ABSTRACT <p>This report discusses the design and use of equipment built for data communication to and from a PDP-8 through a 201A data set. The purpose of the data communication interface is to allow a PDP-8 to send and receive digital data through a 201A data set in half-duplex mode. Basic design objectives and decisions are described first. A brief overall system description together with a sketch of a data format scheme and programming considerations is followed by a detailed description of the interface logic.</p>			

Security Classification

14. KEY WORDS	LINK A		LINK B		LINK C	
	ROLE	WT	ROLE	WT	ROLE	WT
Data Communication						
Logical Design						
Data Transmission						
Serial Synchronous Data Transmission						
Digital Computer Interface						

INSTRUCTIONS

1. **ORIGINATING ACTIVITY:** Enter the name and address of the contractor, subcontractor, grantee, Department of Defense activity or other organization (corporate author) issuing the report.

2a. **REPORT SECURITY CLASSIFICATION:** Enter the overall security classification of the report. Indicate whether "Restricted Data" is included. Marking is to be in accordance with appropriate security regulations.

2b. **GROUP:** Automatic downgrading is specified in DoD Directive 5200.10 and Armed Forces Industrial Manual. Enter the group number. Also, when applicable, show that optional markings have been used for Group 3 and Group 4 as authorized.

3. **REPORT TITLE:** Enter the complete report title in all capital letters. Titles in all cases should be unclassified. If a meaningful title cannot be selected without classification, show title classification in all capitals in parentheses immediately following the title.

4. **DESCRIPTIVE NOTES:** If appropriate, enter the type of report, e.g., interim, progress, summary, annual, or final. Give the inclusive dates when a specific reporting period is covered.

5. **AUTHOR(S):** Enter the name(s) of author(s) as shown on or in the report. Enter last name, first name, middle initial. If military, show rank and branch of service. The name of the principal author is an absolute minimum requirement.

6. **REPORT DATE:** Enter the date of the report as day, month, year, or month, year. If more than one date appears on the report, use date of publication.

7a. **TOTAL NUMBER OF PAGES:** The total page count should follow normal pagination procedures, i.e., enter the number of pages containing information.

7b. **NUMBER OF REFERENCES:** Enter the total number of references cited in the report.

8a. **CONTRACT OR GRANT NUMBER:** If appropriate, enter the applicable number of the contract or grant under which the report was written.

8b, 8c, & 8d. **PROJECT NUMBER:** Enter the appropriate military department identification, such as project number, subproject number, system numbers, task number, etc.

9a. **ORIGINATOR'S REPORT NUMBER(S):** Enter the official report number by which the document will be identified and controlled by the originating activity. This number must be unique to this report.

9b. **OTHER REPORT NUMBER(S):** If the report has been assigned any other report numbers (either by the originator or by the sponsor), also enter this number(s).

10. **AVAILABILITY/LIMITATION NOTICES:** Enter any limitations on further dissemination of the report, other than those

imposed by security classification, using standard statements such as:

- (1) "Qualified requesters may obtain copies of this report from DDC."
- (2) "Foreign announcement and dissemination of this report by DDC is not authorized."
- (3) "U. S. Government agencies may obtain copies of this report directly from DDC. Other qualified DDC users shall request through _____."
- (4) "U. S. military agencies may obtain copies of this report directly from DDC. Other qualified users shall request through _____."
- (5) "All distribution of this report is controlled. Qualified DDC users shall request through _____."

If the report has been furnished to the Office of Technical Services, Department of Commerce, for sale to the public, indicate this fact and enter the price, if known.

11. **SUPPLEMENTARY NOTES:** Use for additional explanatory notes.

12. **SPONSORING MILITARY ACTIVITY:** Enter the name of the departmental project office or laboratory sponsoring (paying for) the research and development. Include address.

13. **ABSTRACT:** Enter an abstract giving a brief and factual summary of the document indicative of the report, even though it may also appear elsewhere in the body of the technical report. If additional space is required, a continuation sheet shall be attached.

It is highly desirable that the abstract of classified reports be unclassified. Each paragraph of the abstract shall end with an indication of the military security classification of the information in the paragraph, represented as (TS), (S), (C), or (U).

There is no limitation on the length of the abstract. However, the suggested length is from 150 to 225 words.

14. **KEY WORDS:** Key words are technically meaningful terms or short phrases that characterize a report and may be used as index entries for cataloging the report. Key words must be selected so that no security classification is required. Identifiers, such as equipment model designation, trade name, military project code name, geographic location, may be used as key words but will be followed by an indication of technical context. The assignment of links, rules, and weights is optional.